JPH0245374B2 - - Google Patents
Info
- Publication number
- JPH0245374B2 JPH0245374B2 JP54164262A JP16426279A JPH0245374B2 JP H0245374 B2 JPH0245374 B2 JP H0245374B2 JP 54164262 A JP54164262 A JP 54164262A JP 16426279 A JP16426279 A JP 16426279A JP H0245374 B2 JPH0245374 B2 JP H0245374B2
- Authority
- JP
- Japan
- Prior art keywords
- inverter
- circuit
- input
- pulse
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/354—Astable circuits
Landscapes
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16426279A JPS5686528A (en) | 1979-12-18 | 1979-12-18 | Pulse circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16426279A JPS5686528A (en) | 1979-12-18 | 1979-12-18 | Pulse circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5686528A JPS5686528A (en) | 1981-07-14 |
| JPH0245374B2 true JPH0245374B2 (enrdf_load_stackoverflow) | 1990-10-09 |
Family
ID=15789739
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16426279A Granted JPS5686528A (en) | 1979-12-18 | 1979-12-18 | Pulse circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5686528A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0425980U (enrdf_load_stackoverflow) * | 1990-06-12 | 1992-03-02 |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0638573B2 (ja) * | 1984-08-13 | 1994-05-18 | 株式会社日立製作所 | 半導体集積回路装置 |
| JPH0546350Y2 (enrdf_load_stackoverflow) * | 1985-02-13 | 1993-12-03 | ||
| JP3499766B2 (ja) | 1998-12-21 | 2004-02-23 | Necエレクトロニクス株式会社 | Pllのロック判定回路 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5191654A (enrdf_load_stackoverflow) * | 1975-02-07 | 1976-08-11 | ||
| JPS53117932A (en) * | 1977-03-25 | 1978-10-14 | Hitachi Ltd | Input circuit |
-
1979
- 1979-12-18 JP JP16426279A patent/JPS5686528A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0425980U (enrdf_load_stackoverflow) * | 1990-06-12 | 1992-03-02 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5686528A (en) | 1981-07-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4300065A (en) | Power on reset circuit | |
| JPH07118635B2 (ja) | 動的ヒステリシス手段を備える入力反転装置を有する集積回路 | |
| JPH0720060B2 (ja) | 出力回路装置 | |
| US4542310A (en) | CMOS bootstrapped pull up circuit | |
| US5302861A (en) | Power on reset circuit with sharply sloped voltage transfer function | |
| US4628218A (en) | Driving circuit suppressing peak value of charging current from power supply to capacitive load | |
| US5212412A (en) | Power on reset circuit having hysteresis inverters | |
| JPH04229714A (ja) | バッファを有する集積回路 | |
| US5621342A (en) | Low-power CMOS driver circuit capable of operating at high frequencies | |
| US5602502A (en) | Circuit for detecting when a supply output voltage exceeds a predetermined level | |
| US4703201A (en) | CMOS Schmitt trigger | |
| US4529895A (en) | Active high before open three state integrated circuit output stage | |
| EP0481698A2 (en) | Tri-state circuit | |
| EP0035345B1 (en) | A power-on reset circuit | |
| JP2724331B2 (ja) | Ttl出力ドライバゲート構成 | |
| US5254885A (en) | Bi-CMOS logic circuit with feedback | |
| JPH0245374B2 (enrdf_load_stackoverflow) | ||
| US5321314A (en) | Signal line pulse enhancing circuit for integrated circuits | |
| US6075382A (en) | Buffer for integrated circuit pads | |
| US4546276A (en) | Full output voltage driver circuit using bootstrap capacitor and controlled delay circuitry | |
| EP0120992B1 (en) | And-gate driver circuit | |
| JP3047843B2 (ja) | 過電流保護回路 | |
| JP2601978B2 (ja) | Ttl入力信号レベルを変換するためのcmosレシーバ回路 | |
| JPS58103230A (ja) | スイツチング回路 | |
| JP3271269B2 (ja) | 出力駆動回路 |