JPH0241906B2 - - Google Patents
Info
- Publication number
- JPH0241906B2 JPH0241906B2 JP58207720A JP20772083A JPH0241906B2 JP H0241906 B2 JPH0241906 B2 JP H0241906B2 JP 58207720 A JP58207720 A JP 58207720A JP 20772083 A JP20772083 A JP 20772083A JP H0241906 B2 JPH0241906 B2 JP H0241906B2
- Authority
- JP
- Japan
- Prior art keywords
- bonding
- chip
- composite material
- material film
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065 semiconductor Substances 0.000 claims description 44
- 239000002184 metal Substances 0.000 claims description 33
- 229910052751 metal Inorganic materials 0.000 claims description 33
- 239000000758 substrate Substances 0.000 claims description 30
- 239000002131 composite material Substances 0.000 claims description 21
- 239000011347 resin Substances 0.000 claims description 7
- 229920005989 resin Polymers 0.000 claims description 7
- 239000000919 ceramic Substances 0.000 description 16
- 230000008646 thermal stress Effects 0.000 description 9
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 5
- 229910052737 gold Inorganic materials 0.000 description 5
- 239000010931 gold Substances 0.000 description 5
- 238000000034 method Methods 0.000 description 5
- 229910000679 solder Inorganic materials 0.000 description 5
- 230000000694 effects Effects 0.000 description 4
- 230000035882 stress Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 239000000463 material Substances 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 239000004332 silver Substances 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 238000005452 bending Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
- H01L2224/83101—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a layer connector, e.g. provided in an insulating plate member
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58207720A JPS60100441A (ja) | 1983-11-05 | 1983-11-05 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58207720A JPS60100441A (ja) | 1983-11-05 | 1983-11-05 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60100441A JPS60100441A (ja) | 1985-06-04 |
JPH0241906B2 true JPH0241906B2 (zh) | 1990-09-19 |
Family
ID=16544430
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58207720A Granted JPS60100441A (ja) | 1983-11-05 | 1983-11-05 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60100441A (zh) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62101042A (ja) * | 1985-10-28 | 1987-05-11 | Minolta Camera Co Ltd | Icチツプの基板への搭載構造 |
JP2500462B2 (ja) * | 1993-07-22 | 1996-05-29 | 日本電気株式会社 | 検査用コネクタおよびその製造方法 |
WO2019022902A1 (en) | 2017-07-24 | 2019-01-31 | Cerebras Systems Inc. | APPARATUS AND METHOD FOR INTERCONNECTING MULTIPLE CHIPS |
US10468369B2 (en) | 2017-07-24 | 2019-11-05 | Cerebras Systems Inc. | Apparatus and method for securing substrates with varying coefficients of thermal expansion |
US10242891B2 (en) | 2017-08-24 | 2019-03-26 | Cerebras Systems Inc. | Apparatus and method for securing components of an integrated circuit |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5693337A (en) * | 1979-12-26 | 1981-07-28 | Fujitsu Ltd | Semiconductor device |
-
1983
- 1983-11-05 JP JP58207720A patent/JPS60100441A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5693337A (en) * | 1979-12-26 | 1981-07-28 | Fujitsu Ltd | Semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
JPS60100441A (ja) | 1985-06-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5874784A (en) | Semiconductor device having external connection terminals provided on an interconnection plate and fabrication process therefor | |
US6555917B1 (en) | Semiconductor package having stacked semiconductor chips and method of making the same | |
US7443022B2 (en) | Board-on-chip packages | |
JP3084230B2 (ja) | ボール・グリッド・アレイ・パッケージ | |
US6297141B1 (en) | Mounting assembly of integrated circuit device and method for production thereof | |
JP3550391B2 (ja) | 半導体装置及びその製造方法 | |
US7285446B2 (en) | Mounting structure of semiconductor chip, semiconductor device and method of making the semiconductor device | |
US4949224A (en) | Structure for mounting a semiconductor device | |
KR100743342B1 (ko) | 반도체 장치의 제조 방법 | |
TW200408319A (en) | Warpage-preventing circuit board and method for fabricating the same | |
JPH05211202A (ja) | 複合フリップ・チップ半導体装置とその製造およびバーンインの方法 | |
US20030122237A1 (en) | Semiconductor device | |
US7537965B2 (en) | Manufacturing method for a leadless multi-chip electronic module | |
JPH05326735A (ja) | 半導体装置及びその製造方法 | |
JP2004056135A (ja) | 1つの金属層を備え折り返されたテープ領域アレイ・パッケージ | |
JP3547303B2 (ja) | 半導体装置の製造方法 | |
JPH0241906B2 (zh) | ||
JP3052899B2 (ja) | 半導体装置 | |
JP4737995B2 (ja) | 半導体装置 | |
JP2002252309A (ja) | 半導体チップのパッケージ構造及びパッケージ方法 | |
JP5275123B2 (ja) | 半導体装置及び半導体装置の製造方法 | |
JP4175339B2 (ja) | 半導体装置の製造方法 | |
JP3632883B2 (ja) | 半導体装置 | |
JP2972679B2 (ja) | リードフレーム並びに樹脂封止型半導体装置及びその製造方法 | |
TW202414705A (zh) | 具黏合層之封裝結構及其封裝方法 |