JPH0241779B2 - - Google Patents

Info

Publication number
JPH0241779B2
JPH0241779B2 JP60196024A JP19602485A JPH0241779B2 JP H0241779 B2 JPH0241779 B2 JP H0241779B2 JP 60196024 A JP60196024 A JP 60196024A JP 19602485 A JP19602485 A JP 19602485A JP H0241779 B2 JPH0241779 B2 JP H0241779B2
Authority
JP
Japan
Prior art keywords
module
row
terminal
odd
module row
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60196024A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6257052A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP60196024A priority Critical patent/JPS6257052A/ja
Publication of JPS6257052A publication Critical patent/JPS6257052A/ja
Publication of JPH0241779B2 publication Critical patent/JPH0241779B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Mounting Of Printed Circuit Boards And The Like (AREA)
  • Multi Processors (AREA)
JP60196024A 1985-09-06 1985-09-06 ト−ラス結合型モジユ−ル配列実装方式 Granted JPS6257052A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60196024A JPS6257052A (ja) 1985-09-06 1985-09-06 ト−ラス結合型モジユ−ル配列実装方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60196024A JPS6257052A (ja) 1985-09-06 1985-09-06 ト−ラス結合型モジユ−ル配列実装方式

Publications (2)

Publication Number Publication Date
JPS6257052A JPS6257052A (ja) 1987-03-12
JPH0241779B2 true JPH0241779B2 (enrdf_load_stackoverflow) 1990-09-19

Family

ID=16350949

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60196024A Granted JPS6257052A (ja) 1985-09-06 1985-09-06 ト−ラス結合型モジユ−ル配列実装方式

Country Status (1)

Country Link
JP (1) JPS6257052A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69129933T2 (de) * 1990-12-31 1999-01-14 At & T Corp., New York, N.Y. Verminderung von Verdrahtungskreuzungen in gestapelten Multiprozessorleiterplatten

Also Published As

Publication number Publication date
JPS6257052A (ja) 1987-03-12

Similar Documents

Publication Publication Date Title
US5338207A (en) Multi-row right angle connectors
EP0631678B1 (en) Low-neighborhood three-dimensional interconnect
US3414892A (en) Means interconnecting printed circuit memory planes
JP5220110B2 (ja) 基板取付電気コネクタ
JPH0833873B2 (ja) 超次元アレイ内のプロセツサ相互接続方法およびその装置
US5070446A (en) Method of simulating a hexagonal array of computer processors and/or memories
KR0145435B1 (ko) 정보기기용 모듈 및 그에 이용된 커넥터
JP3660552B2 (ja) 相互接続システム
WO2010105531A1 (zh) 一种背板及背板通信系统
JPH0241779B2 (enrdf_load_stackoverflow)
US20150131256A1 (en) Blackplane board and wiring method of backplane board
CN106558806B (zh) 连接器
GB2251964A (en) Processor arrays
US4800383A (en) Data processing arrays and a method of producing them
JP4791819B2 (ja) スタンダードセルおよびそれを用いたセルライブラリ
US5161980A (en) Electrical interconnection of circuit devices
US20080170581A1 (en) System And Method For Networking Computing Clusters
KR950004300B1 (ko) 2차원 병렬구조 컴퓨터 시스템의 단위기판 배열방법
JPH08213777A (ja) 電子回路基板用ラック
JPS61294875A (ja) 光発電素子
JPS5821734Y2 (ja) 記録装置
JP2000012884A (ja) 太陽電池モジュールの接続方法
JPH09146895A (ja) トーラス結合型並列計算機
CN111142634A (zh) 背板连接器布局方法、背板以及电子终端
JPH1069465A (ja) データ処理装置の接続構造および接続方法