JPH0239879B2 - - Google Patents

Info

Publication number
JPH0239879B2
JPH0239879B2 JP57203504A JP20350482A JPH0239879B2 JP H0239879 B2 JPH0239879 B2 JP H0239879B2 JP 57203504 A JP57203504 A JP 57203504A JP 20350482 A JP20350482 A JP 20350482A JP H0239879 B2 JPH0239879 B2 JP H0239879B2
Authority
JP
Japan
Prior art keywords
support
foils
hole
electronic circuit
foil
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57203504A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58100486A (ja
Inventor
Paul Parmentier
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=9264213&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=JPH0239879(B2) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Publication of JPS58100486A publication Critical patent/JPS58100486A/ja
Publication of JPH0239879B2 publication Critical patent/JPH0239879B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06KGRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/0772Physical layout of the record carrier
    • G06K19/07735Physical layout of the record carrier the record carrier comprising means for protecting against electrostatic discharge
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06KGRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07745Mounting details of integrated circuit chips
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/60Protection against electrostatic charges or discharges, e.g. Faraday shields
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K9/00Screening of apparatus or components against electric or magnetic fields
    • H05K9/0067Devices for protecting against damage from electrostatic discharge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
  • Laminated Bodies (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Credit Cards Or The Like (AREA)
JP20350482A 1981-11-20 1982-11-19 電子回路の製造方法 Granted JPS58100486A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR8121778 1981-11-20
FR8121778A FR2517165A1 (fr) 1981-11-20 1981-11-20 Procede pour munir d'un ecran un circuit electronique, et carte de paiement munie d'un ecran

Publications (2)

Publication Number Publication Date
JPS58100486A JPS58100486A (ja) 1983-06-15
JPH0239879B2 true JPH0239879B2 (fr) 1990-09-07

Family

ID=9264213

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20350482A Granted JPS58100486A (ja) 1981-11-20 1982-11-19 電子回路の製造方法

Country Status (5)

Country Link
EP (1) EP0080233B1 (fr)
JP (1) JPS58100486A (fr)
CA (1) CA1204529A (fr)
DE (1) DE3265893D1 (fr)
FR (1) FR2517165A1 (fr)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3485776T2 (de) * 1983-12-06 1992-12-24 Mars Inc Marken und vorrichtung zur markenverarbeitung.
FR2602893A1 (fr) * 1986-08-12 1988-02-19 Widmer Michel Must carte (multi usages stockage transportable carte)
FR2609820B1 (fr) * 1987-01-20 1991-04-19 Thomson Semiconducteurs Dispositif de protection electromagnetique et electrostatique pour cartes electroniques et procede de realisation de ce dispositif
FR2633141B1 (fr) * 1988-06-17 1992-02-14 Sgs Thomson Microelectronics Carte a puce avec ecran de protection
FR2636776A1 (fr) * 1988-09-16 1990-03-23 Trt Telecom Radio Electr Dispositif comportant un circuit electronique monte sur un support souple, protege contre les decharges d'electricite statique, et carte souple le comprenant
DE3927887A1 (de) * 1989-08-24 1991-02-28 Philips Patentverwaltung Integrierte schaltung
DE19614914A1 (de) * 1996-04-16 1997-10-23 Telesensomatic Gmbh Transponderanordnung und Verfahren zur Herstellung einer solchen Transponderanordnung
FR2792440B1 (fr) * 1999-04-19 2001-06-08 Schlumberger Systems & Service Dispositif a circuit integre securise contre des attaques procedant par destruction controlee d'une couche complementaire

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2151665A5 (fr) * 1971-09-08 1973-04-20 Matra Engins
DE2347217A1 (de) * 1973-09-19 1975-03-27 Siemens Ag Verfahren zum durchkontaktieren eines beidseitig metallkaschierten basismaterials fuer gedruckte schaltungen
IL53957A0 (en) * 1977-02-15 1978-04-30 Bogardus Lomerson R A method for establishing an electrically conductive path through an insulating
JPS53127167U (fr) * 1977-03-17 1978-10-09
FR2470414A1 (fr) * 1979-11-27 1981-05-29 Flonic Sa Systeme de connexion electrique et carte a memoire faisant application de ce systeme

Also Published As

Publication number Publication date
EP0080233A1 (fr) 1983-06-01
EP0080233B1 (fr) 1985-08-28
CA1204529A (fr) 1986-05-13
DE3265893D1 (en) 1985-10-03
FR2517165B1 (fr) 1985-05-17
FR2517165A1 (fr) 1983-05-27
JPS58100486A (ja) 1983-06-15

Similar Documents

Publication Publication Date Title
US4912844A (en) Methods of producing printed circuit boards
US3838984A (en) Flexible carrier and interconnect for uncased ic chips
CN100473255C (zh) 倒装芯片连接用电路板及其制造方法
US6861744B2 (en) Multilayer ceramic substrate utilizing an intaglio plate with a plurality of grooves having different depths
DE1640457C2 (fr)
US2925645A (en) Process for forming an insulation backed wiring panel
US6625880B2 (en) Method for producing printed wiring board
RU2000112331A (ru) Термоэлектрический модуль с улучшенным теплообменом и способ его изготовления
CN107393899A (zh) 芯片封装基板
JPH0239879B2 (fr)
JPH0217948B2 (fr)
US4327247A (en) Printed wiring board
JPH1041631A (ja) チップ埋め込み構造高密度実装基板の製造方法
CN101411253B (zh) 多层布线基板及其制造方法
JP2000261152A (ja) プリント配線組立体
JPH0216234B2 (fr)
US4461077A (en) Method for preparing ceramic articles having raised, selectively metallized electrical contact points
US5024734A (en) Solder pad/circuit trace interface and a method for generating the same
JP2749685B2 (ja) 回路基板の製造方法
JPS63114197A (ja) 金属ベ−スプリント配線板の製造方法
JP2668558B2 (ja) 積層基板
JP4476474B2 (ja) 接続材とその製造方法、および接続構造の製造方法
JP2730212B2 (ja) 混成集積回路装置
JPH0141243B2 (fr)
JPH0530198B2 (fr)