JPH0235338B2 - - Google Patents
Info
- Publication number
- JPH0235338B2 JPH0235338B2 JP56190329A JP19032981A JPH0235338B2 JP H0235338 B2 JPH0235338 B2 JP H0235338B2 JP 56190329 A JP56190329 A JP 56190329A JP 19032981 A JP19032981 A JP 19032981A JP H0235338 B2 JPH0235338 B2 JP H0235338B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- computer
- virtual
- address translation
- logical
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
- G06F12/1036—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] for multiple virtual address spaces, e.g. segmentation
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56190329A JPS5891572A (ja) | 1981-11-27 | 1981-11-27 | 仮想計算機のアドレス変換方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56190329A JPS5891572A (ja) | 1981-11-27 | 1981-11-27 | 仮想計算機のアドレス変換方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5891572A JPS5891572A (ja) | 1983-05-31 |
| JPH0235338B2 true JPH0235338B2 (enExample) | 1990-08-09 |
Family
ID=16256370
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56190329A Granted JPS5891572A (ja) | 1981-11-27 | 1981-11-27 | 仮想計算機のアドレス変換方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5891572A (enExample) |
-
1981
- 1981-11-27 JP JP56190329A patent/JPS5891572A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5891572A (ja) | 1983-05-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6345347B1 (en) | Address protection using a hardware-defined application key | |
| US3778776A (en) | Electronic computer comprising a plurality of general purpose registers and having a dynamic relocation capability | |
| JPS61206057A (ja) | アドレス変換装置 | |
| US5440708A (en) | Microprocessor and storage management system having said microprocessor | |
| JPH0235338B2 (enExample) | ||
| JPH07120318B2 (ja) | アクセス及び欠陥論理信号を用いて主メモリユニットを保護する装置及び方法 | |
| JPH0430062B2 (enExample) | ||
| GB2221066A (en) | Address translation for I/O controller | |
| JPH0359723A (ja) | 分岐ヒストリテーブル制御方式 | |
| JPH0235337B2 (enExample) | ||
| JPH0784884A (ja) | 仮想計算機システム | |
| JPH0731310Y2 (ja) | メモリ装置 | |
| JPH0738190B2 (ja) | 環境識別子付与方式 | |
| JPS5858752B2 (ja) | アドレス変換装置 | |
| JPS63286944A (ja) | アドレス変換バツフア無効化方式 | |
| JPS58200363A (ja) | 仮想システムの入出力制御方式 | |
| JPS5853075A (ja) | 高速分離バツフアを備えた情報処理装置 | |
| JPH0193831A (ja) | 仮想計算機のオペランドアクセス制御方式 | |
| JPS6273346A (ja) | アドレス変換装置 | |
| JPH0235336B2 (enExample) | ||
| JPS60209862A (ja) | アドレス変換制御方式 | |
| JPH044450A (ja) | 情報処理装置 | |
| JPH07141252A (ja) | データ処理装置 | |
| JP2001154915A (ja) | 情報処理装置 | |
| JPH01229334A (ja) | 仮想計算機システム |