JPH023210B2 - - Google Patents
Info
- Publication number
- JPH023210B2 JPH023210B2 JP59078830A JP7883084A JPH023210B2 JP H023210 B2 JPH023210 B2 JP H023210B2 JP 59078830 A JP59078830 A JP 59078830A JP 7883084 A JP7883084 A JP 7883084A JP H023210 B2 JPH023210 B2 JP H023210B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- counter
- input
- clock
- pulse
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000002401 inhibitory effect Effects 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 7
- 238000001208 nuclear magnetic resonance pulse sequence Methods 0.000 description 4
- 230000001360 synchronised effect Effects 0.000 description 3
- 230000001351 cycling effect Effects 0.000 description 2
- 230000003111 delayed effect Effects 0.000 description 2
- 239000013643 reference control Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/156—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/78—Generating a single train of pulses having a predetermined pattern, e.g. a predetermined number
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Pulse Circuits (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US512856 | 1983-07-11 | ||
US06/512,856 US4608706A (en) | 1983-07-11 | 1983-07-11 | High-speed programmable timing generator |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6020227A JPS6020227A (ja) | 1985-02-01 |
JPH023210B2 true JPH023210B2 (fr) | 1990-01-22 |
Family
ID=24040877
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59078830A Granted JPS6020227A (ja) | 1983-07-11 | 1984-04-20 | プログラム可能なタイミング・ジエネレ−タ |
Country Status (4)
Country | Link |
---|---|
US (1) | US4608706A (fr) |
EP (1) | EP0131233B1 (fr) |
JP (1) | JPS6020227A (fr) |
DE (1) | DE3477716D1 (fr) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4819164A (en) * | 1983-12-12 | 1989-04-04 | Texas Instruments Incorporated | Variable frequency microprocessor clock generator |
JP2656537B2 (ja) * | 1988-04-13 | 1997-09-24 | 株式会社日立製作所 | 電力用半導体装置 |
US4881040A (en) * | 1988-08-04 | 1989-11-14 | Gte Government Systems Corporation | Signal generator for producing accurately timed pulse groupings |
US4870665A (en) * | 1988-08-04 | 1989-09-26 | Gte Government Systems Corporation | Digital pulse generator having a programmable pulse width and a pulse repetition interval |
US4984169A (en) * | 1989-03-23 | 1991-01-08 | Milliken Research Corp. | Data loading and distributing process and apparatus for control of a patterning process |
US5060244A (en) * | 1989-07-28 | 1991-10-22 | Texas Instruments Incorporated | Method and apparatus for indicating when the total in a counter reaches a given number |
US5127011A (en) * | 1990-01-12 | 1992-06-30 | International Business Machines Corporation | Per-pin integrated circuit test system having n-bit interface |
US5206547A (en) * | 1992-01-06 | 1993-04-27 | Motorola, Inc. | High-speed programmable state counter |
US5455930A (en) * | 1992-02-25 | 1995-10-03 | Micral, Inc. | State machine with adaptable timing and state generation mechanisms |
US5376849A (en) * | 1992-12-04 | 1994-12-27 | International Business Machines Corporation | High resolution programmable pulse generator employing controllable delay |
US5381085A (en) * | 1993-07-06 | 1995-01-10 | Motorola, Inc. | Phase lock loop with self test circuitry and method for using the same |
EP0686917A1 (fr) * | 1994-06-07 | 1995-12-13 | International Business Machines Corporation | Appareil à traiter une série de signaux de temporisation |
US5481230A (en) * | 1994-11-14 | 1996-01-02 | Tektronix, Inc. | Phase modulator having individually placed edges |
KR0147197B1 (ko) * | 1995-05-22 | 1998-12-01 | 문정환 | 다수채널의 펄스폭 변조회로 |
US5673051A (en) * | 1995-12-21 | 1997-09-30 | Hughes Electronics | Discrete phase modulator |
US5703514A (en) * | 1995-12-21 | 1997-12-30 | Hughes Electronics | Digital frequency divider phase shifter |
US5627500A (en) * | 1995-12-26 | 1997-05-06 | Tektronix, Inc. | Phase modulator having individually placed edges |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3215985A (en) * | 1962-03-08 | 1965-11-02 | Anelex Corp | Control system for high speed printers |
US3258696A (en) * | 1962-10-01 | 1966-06-28 | Multiple bistable element shift register | |
US3510633A (en) * | 1966-07-01 | 1970-05-05 | Cutler Hammer Inc | Digital pulse generation system |
US3539926A (en) * | 1967-05-26 | 1970-11-10 | Honeywell Inc | Digitally programmable monostable multivibrator |
GB1187489A (en) * | 1967-10-25 | 1970-04-08 | Standard Telephones Cables Ltd | Variable Digital Delay Circuit |
US3579281A (en) * | 1969-06-04 | 1971-05-18 | Sierra Research Corp | Combining network providing compensated tuning voltage for varactor |
NL164164C (nl) * | 1970-09-24 | 1980-11-17 | Philips Nv | Breedbandige regelbare frequentiegenerator. |
CH540520A (fr) * | 1971-04-22 | 1973-02-15 | Ebauches Sa | Mouvement d'horlogerie électronique |
US3906346A (en) * | 1972-12-26 | 1975-09-16 | Us Navy | Precision time interval comparator |
US4027175A (en) * | 1973-09-20 | 1977-05-31 | National Research Development Corporation | Threshold logic gates |
US4001699A (en) * | 1975-09-15 | 1977-01-04 | Burroughs Corporation | Bar graph digital interface circuit |
US4013969A (en) * | 1976-03-18 | 1977-03-22 | Rockwell International Corporation | Programmable digital phase control apparatus |
DE2719147C2 (de) * | 1977-04-29 | 1985-01-10 | Telefunken Fernseh Und Rundfunk Gmbh, 3000 Hannover | Programmierbarer Teiler |
-
1983
- 1983-07-11 US US06/512,856 patent/US4608706A/en not_active Expired - Lifetime
-
1984
- 1984-04-20 JP JP59078830A patent/JPS6020227A/ja active Granted
- 1984-07-03 DE DE8484107673T patent/DE3477716D1/de not_active Expired
- 1984-07-03 EP EP84107673A patent/EP0131233B1/fr not_active Expired
Also Published As
Publication number | Publication date |
---|---|
EP0131233A2 (fr) | 1985-01-16 |
DE3477716D1 (en) | 1989-05-18 |
JPS6020227A (ja) | 1985-02-01 |
US4608706A (en) | 1986-08-26 |
EP0131233B1 (fr) | 1989-04-12 |
EP0131233A3 (en) | 1987-02-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5771264A (en) | Digital delay lock loop for clock signal frequency multiplication | |
US5045811A (en) | Tuned ring oscillator | |
JPH023210B2 (fr) | ||
KR100362199B1 (ko) | 링 딜레이와 카운터를 이용한 레지스터 제어 지연고정루프 | |
US5530387A (en) | Frequency multiplier circuit | |
EP0347085A2 (fr) | Circuit intégré | |
US5524035A (en) | Symmetric clock system for a data processing system including dynamically switchable frequency divider | |
US5991888A (en) | Test clock modes | |
US5990715A (en) | Semiconductor integrated circuit using a synchronized control signal | |
GB2241619A (en) | Clock-phase synthesizer | |
JP2938562B2 (ja) | 位相同期回路ic | |
US5136253A (en) | Phase comparator having two different phase comparison characteristics | |
US20050225330A1 (en) | High frequency delay circuit and test apparatus | |
US7157953B1 (en) | Circuit for and method of employing a clock signal | |
US6853223B2 (en) | Phase comparator and clock recovery circuit | |
US6798266B1 (en) | Universal clock generator using delay lock loop | |
US5546434A (en) | Dual edge adjusting digital phase-locked loop having one-half reference clock jitter | |
US5945861A (en) | Clock signal modeling circuit with negative delay | |
US6255870B1 (en) | Apparatus for compensating locking error in high speed memory device with delay locked loop | |
US4580282A (en) | Adjustable ratio divider | |
JP2595887B2 (ja) | ビット同期回路 | |
US6891417B2 (en) | Circuits and methods for alignment of signals in integrated circuits | |
KR100792379B1 (ko) | 여러 주파수의 동작이 가능한 지연고정루프 및지연고정루프의 주파수 분주방법. | |
JP2000249747A (ja) | 半導体試験装置のタイミング信号発生回路 | |
JP4000472B2 (ja) | 位相比較器 |