JPH0228133U - - Google Patents
Info
- Publication number
- JPH0228133U JPH0228133U JP10691988U JP10691988U JPH0228133U JP H0228133 U JPH0228133 U JP H0228133U JP 10691988 U JP10691988 U JP 10691988U JP 10691988 U JP10691988 U JP 10691988U JP H0228133 U JPH0228133 U JP H0228133U
- Authority
- JP
- Japan
- Prior art keywords
- input
- voltage
- comparator
- input terminal
- hysteresis
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Manipulation Of Pulses (AREA)
Description
第1図は本考案の一実施例の回路図、第2図a
〜eは同実施例の動作を説明するためのタイムチ
ヤート、第3図は本考案の他の実施例の回路図、
第4図は従来のヒステリシスコンパレータの回路
図、第5図a及びbは従来のヒステリシスコンパ
レータの動作を説明するためのタイムチヤートで
ある。
11……第1のコンパレータ、12……第2の
コンパレータ、13……ENOR回路、14……
遅延回路、15……フリツプフロツプ、VIN…
…入力電圧、VOUT……出力電圧、VH……第
1の設定電圧、VL……第2の設定電圧。
Figure 1 is a circuit diagram of an embodiment of the present invention, Figure 2a
~e is a time chart for explaining the operation of the same embodiment, FIG. 3 is a circuit diagram of another embodiment of the present invention,
FIG. 4 is a circuit diagram of a conventional hysteresis comparator, and FIGS. 5a and 5b are time charts for explaining the operation of the conventional hysteresis comparator. 11...first comparator, 12...second comparator, 13...ENOR circuit, 14...
Delay circuit, 15...Flip-flop, VIN...
...Input voltage, VOUT...Output voltage, VH...First set voltage, VL...Second set voltage.
Claims (1)
他方の入力端子にヒステリシスの上限電圧となる
第1の設定電圧VHが入力される第1のコンパレ
ータ11と、 一方の入力端子に入力電圧VINが入力され、
他方の入力端子にヒステリシスの下限電圧となる
第2の設定電圧VLが入力される第2のコンパレ
ータ12と、 該第1、第2のコンパレータのそれぞれの出力
電圧が入力される論理回路13と、 該論理回路の出力電圧に応じて前記第1もしく
は第2のコンパレータの出力電圧を取り込んで出
力するフリツプフロツプ15とを備えたことを特
徴とするヒステリシスコンパレータ。[Claims for Utility Model Registration] Input voltage VIN is input to one input terminal,
a first comparator 11 to which a first set voltage VH, which is the upper limit voltage of hysteresis, is input to the other input terminal; and an input voltage VIN to one input terminal;
a second comparator 12 to which the second set voltage VL, which is the lower limit voltage of hysteresis, is input to the other input terminal; a logic circuit 13 to which the output voltages of the first and second comparators are respectively input; A hysteresis comparator comprising a flip-flop 15 which receives and outputs the output voltage of the first or second comparator in accordance with the output voltage of the logic circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10691988U JPH0228133U (en) | 1988-08-12 | 1988-08-12 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10691988U JPH0228133U (en) | 1988-08-12 | 1988-08-12 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0228133U true JPH0228133U (en) | 1990-02-23 |
Family
ID=31340861
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10691988U Pending JPH0228133U (en) | 1988-08-12 | 1988-08-12 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0228133U (en) |
-
1988
- 1988-08-12 JP JP10691988U patent/JPH0228133U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0228133U (en) | ||
JPS60114443U (en) | Analog-digital converter | |
JPS6223349U (en) | ||
JPS61131145U (en) | ||
JPH0358034U (en) | ||
JPS6331625U (en) | ||
JPS63193366U (en) | ||
JPH01156636U (en) | ||
JPH0193837U (en) | ||
JPS6380632U (en) | ||
JPS61195123U (en) | ||
JPS645533U (en) | ||
JPS58161334U (en) | monostable multivibrator | |
JPS6344165U (en) | ||
JPS62151234U (en) | ||
JPS6032834U (en) | RC oscillation circuit | |
JPS628726U (en) | ||
JPS5885833U (en) | Input switching circuit | |
JPH01151627U (en) | ||
JPS6037872U (en) | Voltage-pulse width converter | |
JPS62105628U (en) | ||
JPS61136616U (en) | ||
JPS61136634U (en) | ||
JPS6451328U (en) | ||
JPS61108976U (en) |