JPH0227695B2 - - Google Patents

Info

Publication number
JPH0227695B2
JPH0227695B2 JP60217076A JP21707685A JPH0227695B2 JP H0227695 B2 JPH0227695 B2 JP H0227695B2 JP 60217076 A JP60217076 A JP 60217076A JP 21707685 A JP21707685 A JP 21707685A JP H0227695 B2 JPH0227695 B2 JP H0227695B2
Authority
JP
Japan
Prior art keywords
computer system
time
stop
adjusting
performance
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60217076A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6275847A (ja
Inventor
Shuntaro Fujioka
Hideaki Fujimaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP60217076A priority Critical patent/JPS6275847A/ja
Publication of JPS6275847A publication Critical patent/JPS6275847A/ja
Publication of JPH0227695B2 publication Critical patent/JPH0227695B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP60217076A 1985-09-30 1985-09-30 計算機システムの性能調整方法 Granted JPS6275847A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60217076A JPS6275847A (ja) 1985-09-30 1985-09-30 計算機システムの性能調整方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60217076A JPS6275847A (ja) 1985-09-30 1985-09-30 計算機システムの性能調整方法

Publications (2)

Publication Number Publication Date
JPS6275847A JPS6275847A (ja) 1987-04-07
JPH0227695B2 true JPH0227695B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1990-06-19

Family

ID=16698453

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60217076A Granted JPS6275847A (ja) 1985-09-30 1985-09-30 計算機システムの性能調整方法

Country Status (1)

Country Link
JP (1) JPS6275847A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2560734B2 (ja) * 1987-07-20 1996-12-04 富士通株式会社 計算機の性能調整方式

Also Published As

Publication number Publication date
JPS6275847A (ja) 1987-04-07

Similar Documents

Publication Publication Date Title
US8839206B2 (en) Time-based breakpoints in debuggers
US8327336B2 (en) Enhanced thread stepping
US5117490A (en) Pipelined data processor with parameter files for passing parameters between pipeline units
JPH04306735A (ja) 非同期割込み禁止機構
US4388688A (en) Shared TOD clock modification bit
JPH0810437B2 (ja) 仮想計算機システムのゲスト実行制御方式
JPH0227695B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US4566062A (en) Timing control system in data processor
JP4825058B2 (ja) 計算機のエミュレーション方法
JPS60124746A (ja) デ−タ処理装置
JP2560734B2 (ja) 計算機の性能調整方式
JPS5916054A (ja) マイクロ・プロセツサ
JPH04245332A (ja) データ処理装置
JPH01162945A (ja) 情報処理装置
JPH05257751A (ja) マイクロコンピュータ
JP3001526B1 (ja) 割り込み処理回路及び割り込みデバッグ方法
JPS61241843A (ja) 情報処理装置
JPS59121540A (ja) 演算制御方式
JPH03175539A (ja) デバッグ用マイクロプロセッサ
JPS6224335A (ja) ハングアツプタイマ方式
JPH05108384A (ja) マイクロプロセツサ
JPH0248766A (ja) プロセッサインタフェース制御システム
JPH04287226A (ja) クロックにより動作するデータ処理装置
JPH0223435A (ja) マイクロコンピュータ
JPH10161887A (ja) 割込み信号同期化方法及び割込み信号同期化装置

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees