JPH0226368B2 - - Google Patents

Info

Publication number
JPH0226368B2
JPH0226368B2 JP56099360A JP9936081A JPH0226368B2 JP H0226368 B2 JPH0226368 B2 JP H0226368B2 JP 56099360 A JP56099360 A JP 56099360A JP 9936081 A JP9936081 A JP 9936081A JP H0226368 B2 JPH0226368 B2 JP H0226368B2
Authority
JP
Japan
Prior art keywords
wafer
manufacturing
alignment
marks
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56099360A
Other languages
English (en)
Japanese (ja)
Other versions
JPS582020A (ja
Inventor
Hiroshi Iwai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP56099360A priority Critical patent/JPS582020A/ja
Publication of JPS582020A publication Critical patent/JPS582020A/ja
Publication of JPH0226368B2 publication Critical patent/JPH0226368B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H10P95/00—
    • H10W46/106—
    • H10W46/201—

Landscapes

  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
JP56099360A 1981-06-26 1981-06-26 半導体装置の製造方法 Granted JPS582020A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56099360A JPS582020A (ja) 1981-06-26 1981-06-26 半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56099360A JPS582020A (ja) 1981-06-26 1981-06-26 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPS582020A JPS582020A (ja) 1983-01-07
JPH0226368B2 true JPH0226368B2 (cg-RX-API-DMAC10.html) 1990-06-08

Family

ID=14245407

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56099360A Granted JPS582020A (ja) 1981-06-26 1981-06-26 半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JPS582020A (cg-RX-API-DMAC10.html)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5303465A (en) * 1992-04-27 1994-04-19 Honda Giken Kogyo Kabushiki Kaisha Method of assembling piston ring and method of assembling set oil ring and apparatus for assembling set oil ring
JP2873891B2 (ja) * 1992-04-30 1999-03-24 本田技研工業株式会社 拡径ガイド上における組オイルリングの分離装置
JP5965144B2 (ja) 2011-12-19 2016-08-03 三星電子株式会社Ｓａｍｓｕｎｇ Ｅｌｅｃｔｒｏｎｉｃｓ Ｃｏ．，Ｌｔｄ． 磁性キャリア、二成分系現像剤、補給用現像剤及び画像形成方法

Also Published As

Publication number Publication date
JPS582020A (ja) 1983-01-07

Similar Documents

Publication Publication Date Title
US4418467A (en) Semiconductor wafer with alignment marks and method for manufacturing semiconductor device
US5786267A (en) Method of making a semiconductor wafer with alignment marks
US5128283A (en) Method of forming mask alignment marks
US7336352B2 (en) Position detection apparatus
KR100803483B1 (ko) 노광조건결정장치와 노광조건결정방법 및 처리장치
TWI820371B (zh) 用於微影裝置製造程序之檢測工具及度量衡方法
KR20070018527A (ko) 반도체 디바이스 제조를 위한 오버레이 마크 및 이를이용한 오버레이 측정방법
JPH0450730B2 (cg-RX-API-DMAC10.html)
JPH0226368B2 (cg-RX-API-DMAC10.html)
JP2001143991A (ja) 面位置検出装置およびデバイス製造方法
US6379848B1 (en) Reticle for use in photolithography and methods for inspecting and making same
JPH0722179B2 (ja) 半導体ウエ−ハの位置合せマ−クの形成方法
US6529623B1 (en) Stepper lens specific reticle compensation for critical dimension control
JPH05114543A (ja) 電子部品の製造方法並びにそれに用いる縮小投影露光装置、電子線描画装置及びｘ線露光装置並びにウエハ
JPH06204308A (ja) 半導体ウエハの特殊パターン位置認識方法
US20250284210A1 (en) Exposure apparatus and control method thereof
EP0377101B1 (en) A reference mark structure for guiding the alignment of unfinished semiconductor integrated circuits topographies to successive masks
KR100241530B1 (ko) 노광장비의 초점값 보정용 다중 초점면 웨이퍼를 이용한 초점값 보정 방법
JPS60246645A (ja) 半導体ウエハチツプの位置合わせ方法
JPH11251232A (ja) 基板および露光装置および素子製造方法
JPH055368B2 (cg-RX-API-DMAC10.html)
JPH02150013A (ja) 露光位置合わせ方法
JPH0240909A (ja) 半導体装置の製造方法
JPS6211780B2 (cg-RX-API-DMAC10.html)
KR20020064109A (ko) 박막 패턴 얼라인용 얼라인 마크형성 방법