JPH0222554B2 - - Google Patents

Info

Publication number
JPH0222554B2
JPH0222554B2 JP60049816A JP4981685A JPH0222554B2 JP H0222554 B2 JPH0222554 B2 JP H0222554B2 JP 60049816 A JP60049816 A JP 60049816A JP 4981685 A JP4981685 A JP 4981685A JP H0222554 B2 JPH0222554 B2 JP H0222554B2
Authority
JP
Japan
Prior art keywords
conductor pattern
layer
glass
thick film
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60049816A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61208295A (ja
Inventor
Toshio Matsuzaki
Haruo Tanmachi
Kyoshi Sato
Takumi Suzuki
Takeshi Sugii
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP60049816A priority Critical patent/JPS61208295A/ja
Priority to CA000476831A priority patent/CA1237019A/en
Priority to US06/712,713 priority patent/US4689638A/en
Priority to DE8585302032T priority patent/DE3586065D1/de
Priority to EP85302032A priority patent/EP0157563B1/en
Priority to KR1019850001981A priority patent/KR900002807B1/ko
Publication of JPS61208295A publication Critical patent/JPS61208295A/ja
Publication of JPH0222554B2 publication Critical patent/JPH0222554B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/49105—Connecting at different heights
    • H01L2224/49109—Connecting at different heights outside the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
JP60049816A 1984-03-26 1985-03-13 回路基板における多層導体パタ−ンの形成方法 Granted JPS61208295A (ja)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP60049816A JPS61208295A (ja) 1985-03-13 1985-03-13 回路基板における多層導体パタ−ンの形成方法
CA000476831A CA1237019A (en) 1984-03-26 1985-03-18 Thermal recording head and process for manufacturing wiring substrate therefor
US06/712,713 US4689638A (en) 1984-03-26 1985-03-18 Thermal recording head and process for manufacturing wiring substrate therefor
DE8585302032T DE3586065D1 (de) 1984-03-26 1985-03-25 Thermischer druckkopf und verfahren zum herstellen einer schaltungsplatte dafuer.
EP85302032A EP0157563B1 (en) 1984-03-26 1985-03-25 Thermal recording head and process for manufacturing wiring substrate therefor
KR1019850001981A KR900002807B1 (ko) 1984-03-26 1985-03-26 열 레코팅 헤드와 그 배선기판을 제조하는 방법

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60049816A JPS61208295A (ja) 1985-03-13 1985-03-13 回路基板における多層導体パタ−ンの形成方法

Publications (2)

Publication Number Publication Date
JPS61208295A JPS61208295A (ja) 1986-09-16
JPH0222554B2 true JPH0222554B2 (zh) 1990-05-18

Family

ID=12841640

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60049816A Granted JPS61208295A (ja) 1984-03-26 1985-03-13 回路基板における多層導体パタ−ンの形成方法

Country Status (1)

Country Link
JP (1) JPS61208295A (zh)

Also Published As

Publication number Publication date
JPS61208295A (ja) 1986-09-16

Similar Documents

Publication Publication Date Title
US4685203A (en) Hybrid integrated circuit substrate and method of manufacturing the same
JP2003059703A (ja) 抵抗器
WO2017002566A1 (ja) 配線基板およびサーマルヘッド
KR900002807B1 (ko) 열 레코팅 헤드와 그 배선기판을 제조하는 방법
US4963389A (en) Method for producing hybrid integrated circuit substrate
KR20020088373A (ko) 레지스터
JPH0222554B2 (zh)
US4161431A (en) Process for producing thin film resistor
JPH04208591A (ja) セラミック・プリント配線板
JPH1098244A (ja) 厚膜回路基板及びその製造方法
JP2001298255A (ja) 厚膜印刷基板の製造方法
JPH0680880B2 (ja) 抵抗体付セラミック回路板の製法
JP2003068501A (ja) 抵抗器
JPH0584679B2 (zh)
JPS62193102A (ja) セラミツク配線基板の製法
JPH03109793A (ja) 抵抗体付配線回路基板の製造方法
JP2022100748A (ja) サーマルプリントヘッドとその製造方法
JPH029190A (ja) 抵抗体付セラミック回路板の製造方法
GB2238666A (en) Hybrid circuit having thick film resistors.
JPS63186492A (ja) 回路基板の製造方法
JPH07226587A (ja) セラミック配線基板
JP2005268515A (ja) セラミック配線基板およびその製造方法
JPS5873185A (ja) 厚膜回路基板の製造方法
JPH03218693A (ja) セラミック多層配線基板およびその製造方法
JPH0722737A (ja) 配線パターンの形成方法