JPH022177B2 - - Google Patents

Info

Publication number
JPH022177B2
JPH022177B2 JP807085A JP807085A JPH022177B2 JP H022177 B2 JPH022177 B2 JP H022177B2 JP 807085 A JP807085 A JP 807085A JP 807085 A JP807085 A JP 807085A JP H022177 B2 JPH022177 B2 JP H022177B2
Authority
JP
Japan
Prior art keywords
input
data
processing unit
central processing
unnecessary
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP807085A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61166656A (ja
Inventor
Noboru Ita
Shigeru Mitsugi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
PFU Ltd
Original Assignee
PFU Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by PFU Ltd filed Critical PFU Ltd
Priority to JP807085A priority Critical patent/JPS61166656A/ja
Publication of JPS61166656A publication Critical patent/JPS61166656A/ja
Publication of JPH022177B2 publication Critical patent/JPH022177B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP807085A 1985-01-19 1985-01-19 入出力制御装置 Granted JPS61166656A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP807085A JPS61166656A (ja) 1985-01-19 1985-01-19 入出力制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP807085A JPS61166656A (ja) 1985-01-19 1985-01-19 入出力制御装置

Publications (2)

Publication Number Publication Date
JPS61166656A JPS61166656A (ja) 1986-07-28
JPH022177B2 true JPH022177B2 (enrdf_load_stackoverflow) 1990-01-17

Family

ID=11683079

Family Applications (1)

Application Number Title Priority Date Filing Date
JP807085A Granted JPS61166656A (ja) 1985-01-19 1985-01-19 入出力制御装置

Country Status (1)

Country Link
JP (1) JPS61166656A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS61166656A (ja) 1986-07-28

Similar Documents

Publication Publication Date Title
US4779195A (en) Interrupt system using masking register in processor for selectively establishing device eligibility to interrupt a particular processor
US5835791A (en) Versatile connection of a first keyboard/mouse interface and a second keyboard/mouse interface to a host computer
US4683534A (en) Method and apparatus for interfacing buses of different sizes
US5727217A (en) Circuit and method for emulating the functionality of an advanced programmable interrupt controller
KR960032172A (ko) 컴퓨터 시스템
KR880004380A (ko) 버스트 전송 모드를 갖는 버스 마스터
JPS60181866A (ja) キ−デ−タエミユレ−シヨン方式
US5241646A (en) Systems for changing hardware parameters using sub-CPU for sensing specialized key inputs and main CPU for changes
JPH022177B2 (enrdf_load_stackoverflow)
US6070210A (en) Timing mode selection apparatus for handling both burst mode data and single mode data in a DMA transmission system
US5640570A (en) Information handling system for transmitting contents of line register from asynchronous controller to shadow register in another asynchronous controller determined by shadow register address buffer
KR970072879A (ko) 교환기에 있어서 프로세서간 통신방법
JP2518407Y2 (ja) 入力処理装置
JP2937641B2 (ja) アプリケーションプログラム間通信方式
SU1341636A1 (ru) Устройство дл прерывани программ
JPH01276241A (ja) 多重割り込み装置
JPS54140439A (en) Composite computer device
JP2516810B2 (ja) プリンタのデ―タ受信インタフェ―ス
JPS61175766A (ja) 文書処理装置の多種入力装置混在・併用入力方式
KR920014037A (ko) 이중화 프로세서 시스팀의 입출력 장비 정합장치
JPS61269545A (ja) 計算機システム
JPH0473235U (enrdf_load_stackoverflow)
JPS5831441A (ja) 通信制御装置
KR920013130A (ko) 데이타 버퍼램을 이용한 입출력 처리기
JPH05128026A (ja) 通信装置