GB9510799D0 - Computer network interface and interface protocol - Google Patents
Computer network interface and interface protocolInfo
- Publication number
- GB9510799D0 GB9510799D0 GBGB9510799.1A GB9510799A GB9510799D0 GB 9510799 D0 GB9510799 D0 GB 9510799D0 GB 9510799 A GB9510799 A GB 9510799A GB 9510799 D0 GB9510799 D0 GB 9510799D0
- Authority
- GB
- United Kingdom
- Prior art keywords
- action
- receiver
- message
- protocol
- sender
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Buffering arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/50—Queue scheduling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Buffering arrangements
- H04L49/9063—Intermediate storage in different physical parts of a node or terminal
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/12—Protocol engines
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computer And Data Communications (AREA)
- Communication Control (AREA)
Abstract
A network protocol and interface using direct deposit mess aging provides low overhead communication in a network of multi-user computers. This system uses both sender-provided and receiver-provided information to process received messages and to deposit both data and control information directly where they are needed: data in memory and control information in conditionally/optionally interrupting a host processor. Message processing is separated into data delivery, which bypasses the host processor and operating system, and message actions which may or may not require host processor interaction. In this protocol, a message includes an indication of the operation desired by the sender, an operand specified by the sender and an operand which refers to some information stored at the receiver. The receiver ensures that the desired action is permitted and then, if the action is permitted, performs the action according to both the operand specified by the sender and the state of the receiver. The action may be message delivery, wherein the operands in the message specify values for use in various addressing modes including direct, indirect, post-increment and index modes. The action may also be conditionally generating an interrupt, wherein the operands are used, in combination with the receiver state, to determine whether a message requires immediate or delayed action. The action may also be an operation on a register in the network interface or on other information stored at the receiver. The network interface and protocol are intended for use with local-area networks. Specializations of this interface and protocol are particularly applicable to asynchronous transfer mode (ATM) networks. The network interface includes endpoints which may be nested and overlapped, address registers which may be organized into windows which may be nested and overlapped, address register protection and integration of exception handling and flow control.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9510799A GB2301264A (en) | 1995-05-26 | 1995-05-26 | Computer network interface and interface protocol |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9510799A GB2301264A (en) | 1995-05-26 | 1995-05-26 | Computer network interface and interface protocol |
Publications (2)
Publication Number | Publication Date |
---|---|
GB9510799D0 true GB9510799D0 (en) | 1995-07-19 |
GB2301264A GB2301264A (en) | 1996-11-27 |
Family
ID=10775158
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB9510799A Withdrawn GB2301264A (en) | 1995-05-26 | 1995-05-26 | Computer network interface and interface protocol |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB2301264A (en) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5912752A (en) * | 1996-06-26 | 1999-06-15 | Lexmark International, Inc. | Method and apparatus for improving serial infrared asynchronous communication performance |
DE19720719C2 (en) * | 1997-05-16 | 2002-04-11 | Deutsche Telekom Ag | Connection-monitoring device |
JP3529588B2 (en) * | 1997-05-30 | 2004-05-24 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Computer network system, computer, computer for temporary storage, and method in these |
US6014710A (en) * | 1997-06-30 | 2000-01-11 | Sun Microsystems, Inc. | System and method for message transmission between network nodes using remote wires |
CA2241909A1 (en) * | 1997-07-10 | 1999-01-10 | Howard Thomas Olnowich | Cache coherent network, network adapter and message protocol for scalable shared memory processing systems |
US5999595A (en) * | 1997-07-17 | 1999-12-07 | Siemens Information And Communication Networks, Inc. | Location-specific method and system for processing message storage |
US7444407B2 (en) | 2000-06-29 | 2008-10-28 | Transnexus, Inc. | Intelligent end user devices for clearinghouse services in an internet telephony system |
WO2001047235A2 (en) | 1999-12-22 | 2001-06-28 | Transnexus, Inc. | Rate provisioning for internet telephony clearinghouse system |
ATE362251T1 (en) | 2000-09-11 | 2007-06-15 | Transnexus Inc | BILLING SERVER FOR INTERNET AND MULTIMEDIA COMMUNICATIONS |
US7525956B2 (en) | 2001-01-11 | 2009-04-28 | Transnexus, Inc. | Architectures for clearing and settlement services between internet telephony clearinghouses |
WO2005089147A2 (en) | 2004-03-11 | 2005-09-29 | Transnexus, Inc. | Method and system for routing calls over a packet switched computer network |
US8238329B2 (en) | 2005-12-13 | 2012-08-07 | Transnexus, Inc. | Method and system for securely authorizing VoIP interconnections between anonymous peers of VoIP networks |
WO2006065789A2 (en) | 2004-12-13 | 2006-06-22 | Transnexus, Inc. | Method and system for securely authorizing anonymous peers of voip networks |
-
1995
- 1995-05-26 GB GB9510799A patent/GB2301264A/en not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
GB2301264A (en) | 1996-11-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2933885B2 (en) | Network interface and how to handle incoming messages | |
US6442617B1 (en) | Method and system for filtering multicast packets in a peripheral component environment | |
US5918028A (en) | Apparatus and method for smart host bus adapter for personal computer cards | |
GB9510799D0 (en) | Computer network interface and interface protocol | |
JP2931798B2 (en) | Network interface | |
US6526446B1 (en) | Hardware only transmission control protocol segmentation for a high performance network interface card | |
US4456957A (en) | Apparatus using a decision table for routing data among terminals and a host system | |
US4174536A (en) | Digital communications controller with firmware control | |
US5802318A (en) | Universal serial bus keyboard system | |
US4787027A (en) | System using an adapter board to couple a personal computer to a plurality of peripherals in a financial environment | |
JP2006505042A5 (en) | ||
JPH06309252A (en) | Interconnection interface | |
WO1999026377A3 (en) | A high performance interoperable network communications architecture (inca) | |
US6434161B1 (en) | UART with direct memory access buffering of data and method therefor | |
EP0969380A3 (en) | Method for efficient non-virtual main memory management | |
EP0908826A3 (en) | Packet protocol and distributed burst engine | |
CN107193673A (en) | A kind of message processing method and equipment | |
EP1199641A3 (en) | Data processing device used in serial communication system | |
EP1516261B1 (en) | Bus system, station for use in a bus system, and bus interface | |
EP0653709A1 (en) | Computer address space protection system | |
US6567859B1 (en) | Device for translating medium access control dependent descriptors for a high performance network | |
KR950015106A (en) | Packet Receive Interrupt Control System for Ethernet Controller | |
KR970072828A (en) | Method and system for autonomous operation of PCI-serial bus interface device of packetized data communication interface device | |
US6766358B1 (en) | Exchanging messages between computer systems communicatively coupled in a computer system network | |
AU2020799A (en) | Processor or core logic unit with internal register for peripheral status |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WAP | Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1) |