JPH0216061B2 - - Google Patents
Info
- Publication number
- JPH0216061B2 JPH0216061B2 JP1246181A JP1246181A JPH0216061B2 JP H0216061 B2 JPH0216061 B2 JP H0216061B2 JP 1246181 A JP1246181 A JP 1246181A JP 1246181 A JP1246181 A JP 1246181A JP H0216061 B2 JPH0216061 B2 JP H0216061B2
- Authority
- JP
- Japan
- Prior art keywords
- mos transistor
- circuit
- level
- output
- transistors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065 semiconductor Substances 0.000 claims description 16
- 239000000758 substrate Substances 0.000 claims description 7
- 238000000034 method Methods 0.000 description 11
- 238000004519 manufacturing process Methods 0.000 description 8
- 238000010586 diagram Methods 0.000 description 3
- 230000015654 memory Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356104—Bistable circuits using complementary field-effect transistors
Landscapes
- Read Only Memory (AREA)
- Electronic Switches (AREA)
- Logic Circuits (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1246181A JPS57127335A (en) | 1981-01-29 | 1981-01-29 | Output circuit of constant value level |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1246181A JPS57127335A (en) | 1981-01-29 | 1981-01-29 | Output circuit of constant value level |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57127335A JPS57127335A (en) | 1982-08-07 |
JPH0216061B2 true JPH0216061B2 (enrdf_load_html_response) | 1990-04-16 |
Family
ID=11805987
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1246181A Granted JPS57127335A (en) | 1981-01-29 | 1981-01-29 | Output circuit of constant value level |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57127335A (enrdf_load_html_response) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5996598A (ja) * | 1982-11-24 | 1984-06-04 | Mitsubishi Electric Corp | 読み出し専用半導体記憶装置 |
JPS63108596A (ja) * | 1986-10-27 | 1988-05-13 | Nec Corp | 読み出し専用メモリ装置 |
JPH04368698A (ja) * | 1991-06-17 | 1992-12-21 | Seiko Instr Inc | 半導体集積回路 |
-
1981
- 1981-01-29 JP JP1246181A patent/JPS57127335A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS57127335A (en) | 1982-08-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0280236B1 (en) | Method of manufacturing an insulated-gate semicustom integrated circuit | |
US4855803A (en) | Selectively definable semiconductor device | |
US4562453A (en) | Complementary metal-oxide semiconductor integrated circuit device of master slice type | |
US5047816A (en) | Self-aligned dual-gate transistor | |
US4799101A (en) | Substrate bias through polysilicon line | |
US5095230A (en) | Data output circuit of semiconductor device | |
US20030034571A1 (en) | Semiconductor memory device | |
US5814846A (en) | Cell apparatus and method for use in building complex integrated circuit devices | |
JPH0691200B2 (ja) | 両方向入出力セル | |
US6369606B1 (en) | Mixed threshold voltage CMOS logic device and method of manufacture therefor | |
JPH0216061B2 (enrdf_load_html_response) | ||
US4482822A (en) | Semiconductor chip selection circuit having programmable level control circuitry using enhancement/depletion-mode MOS devices | |
GB2342778A (en) | Semiconductor memory devices | |
EP0092176A2 (en) | Basic cell for integrated-circuit gate arrays | |
JP2749185B2 (ja) | 複合論理回路 | |
US4317275A (en) | Method for making a depletion controlled switch | |
US4868627A (en) | Complementary semiconductor integrated circuit device capable of absorbing noise | |
US5498897A (en) | Transistor layout for semiconductor integrated circuit | |
US4980745A (en) | Substrate potential detecting circuit | |
JPH01206646A (ja) | 半導体集積回路 | |
JP2687490B2 (ja) | 論理集積回路 | |
JP2844882B2 (ja) | 2入力論理回路 | |
JP2944348B2 (ja) | 半導体メモリ | |
JP2564894B2 (ja) | 半導体集積回路装置 | |
JP2549686B2 (ja) | 半導体集積回路装置 |