JPH02130941A - Mounting method for ic chip onto substrate - Google Patents

Mounting method for ic chip onto substrate

Info

Publication number
JPH02130941A
JPH02130941A JP28393988A JP28393988A JPH02130941A JP H02130941 A JPH02130941 A JP H02130941A JP 28393988 A JP28393988 A JP 28393988A JP 28393988 A JP28393988 A JP 28393988A JP H02130941 A JPH02130941 A JP H02130941A
Authority
JP
Japan
Prior art keywords
chip
substrate
bump
positioning
ccb
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP28393988A
Other languages
Japanese (ja)
Inventor
Katsuyoshi Harasawa
原沢 克嘉
Atsuhiro Hamanaka
浜中 淳宏
Nobuhiro Matsudaira
信洋 松平
Takahiro Hamagishi
浜岸 孝博
Soichi Yamashita
聡一 山下
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Information Technology Co Ltd
Original Assignee
Hitachi Communication Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Communication Systems Inc filed Critical Hitachi Communication Systems Inc
Priority to JP28393988A priority Critical patent/JPH02130941A/en
Publication of JPH02130941A publication Critical patent/JPH02130941A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To unnecessitate a positioning mark formed on a chip or a substrate, and facilitate mounting by a method wherein, when an IC chip is mounted on a substrate via CCB(controlled collapse bonding), positioning is performed while the chip is subjected to magnification see-through observation by using a transparent substrate. CONSTITUTION:An IC chip is mounted on a precisely movable stand 9 on which a heater is arranged in a body. Above the chip, a transparent substrate 11 is so arranged that its electrode pattern 7 for connection use almost faces a CCB bump 6. When the substrate 11 is observed from above the transparent substrate 11 with an optical apparatus 8 like a microscope, the degree of positioning between the pattern 7 and the bump 6 can be easily confirmed. In the case where perfect positioning is not achieved, the movable stand 9 is travelled in XY direction to complete the positioning. After that, the substrate 11 is made to descend, and the bump is once melted by the heater 10. Thereby, the pattern 7 is connected with the bump 6, and the chip 2 is mounted on the substrate 11.

Description

【発明の詳細な説明】 (産業上の利用分野〕 本発明は、ICチップをCCBバンプを介し基板に実装
、あるいは取付する方法に係り、特にICチップが基板
に位置決め状態良好にして容易に実装、取付されるよう
にしたICチップの基板への実装方法に関するものであ
る。
Detailed Description of the Invention (Industrial Field of Application) The present invention relates to a method for mounting or attaching an IC chip to a board via a CCB bump, and in particular to a method for easily mounting an IC chip by ensuring that the IC chip is well positioned on the board. This invention relates to a method for mounting an IC chip onto a substrate.

〔従来の技術〕[Conventional technology]

集積回路自体、いわゆるICチップをCCB(Cont
rolled  Co11apse  Bonding
)バンプを介し基板に実装、あるいは取付するには、こ
れまでに第2図に示す方法が知られたものとなっている
The integrated circuit itself, the so-called IC chip, is made into a CCB (Cont
rolled Co11apse Bonding
) The method shown in FIG. 2 has been known for mounting or attaching to a board via bumps.

即ち、ICチップ2におけるCCBバンプ6取付位置に
対応する、その背面側位置には予めマーク5が設けられ
、これと同様にして基板3におけるCCBバンブ6との
接続用電極パターン7位置に対応する、その背面側位置
にも位置決め用のマーク5が予め設けられ、これらマー
ク5を位置決めしつつICチップ2はCCBバンプ6が
一旦溶融され接続用電極パターン7に接続されることで
That is, a mark 5 is provided in advance at a position on the back side corresponding to the mounting position of the CCB bump 6 on the IC chip 2, and similarly corresponds to a position of the electrode pattern 7 for connection with the CCB bump 6 on the substrate 3. Positioning marks 5 are also provided in advance on the back side of the IC chip 2, and while positioning these marks 5, the CCB bumps 6 are once melted and the IC chip 2 is connected to the connection electrode pattern 7.

基板3に実装されるようになっている6図示のようにI
Cチップ2と基板3はCCBバンプ6と接続用電極パタ
ーン7とが対向すべく初期位置決めされるが、その際で
の位置決めずれは両面露光器やミラー4を利用し光学的
合成装置EIによってマ−ク5間のずれとして検出され
るようになっているものである。ずれが検出された場合
には、そのずれを解消すべく基板3が微動調整されるこ
とで、ICチップ2の基板3への位置決めが行われるも
のである0位置決めされた状態でCCBバンプ6を溶融
せしめ接続用電極パターン7に接続することで、ICチ
ップ2は基板3に位置決め実装され得るものである。
6 As shown in the figure, I is mounted on the board 3.
The C chip 2 and the substrate 3 are initially positioned so that the CCB bumps 6 and the connection electrode patterns 7 face each other, but any misalignment at that time is managed by the optical synthesis device EI using a double-sided exposure device or mirror 4. - It is designed to be detected as a deviation between the marks 5 and 5. If a misalignment is detected, the substrate 3 is finely adjusted to eliminate the misalignment, thereby positioning the IC chip 2 on the substrate 3. The IC chip 2 can be positioned and mounted on the substrate 3 by melting and connecting it to the connecting electrode pattern 7.

なお、この種技術に関連するものとしては1例えば特開
昭63−56922号公報が挙げられる。
Incidentally, an example of a technique related to this type of technology is JP-A-63-56922.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

しかしながら、これまでにあってはICチップや、これ
が実装される基板にはあらかじめ位置決め用マークが形
成されていなければならずそれら製造過程が徒に複雑化
するだけでなく、ICチップの基板への位置決め実装の
際には光学的合成装置が要されるなど、ICチップは容
易に基板に実装され得ないものとなっている。
However, until now, positioning marks had to be formed in advance on the IC chip and the board on which it is mounted, which not only unnecessarily complicated the manufacturing process, but also made it difficult to place the IC chip on the board. IC chips cannot be easily mounted on a substrate because an optical synthesis device is required for positioning and mounting.

本発明の目的は、ICチップや基板に位置決め用マーク
を形成すること不要として、ICチップが基板に容易に
実装され得るICチップの基板への実装方法を供するに
ある。
SUMMARY OF THE INVENTION An object of the present invention is to provide a method for mounting an IC chip on a substrate, which allows the IC chip to be easily mounted on the substrate without forming positioning marks on the IC chip or the substrate.

〔課題を解決するための手段〕[Means to solve the problem]

上記目的は、透明基板を介しICチップを拡大透視しつ
つこれらを位置決めしたうえ、CCB接続することで達
成される。
The above object is achieved by positioning the IC chips while viewing them through the transparent substrate in an enlarged manner, and then connecting them with a CCB.

〔作用〕[Effect]

透明基板には予め接続用電極パターン(あるいはCCB
バンプ)が形成されているが、この透明基板を介しIC
チップを拡大透視する場合は、その接続用電極パターン
(あるいはCCBバンプ)とICチップに予め形成され
ているCCBバンプ(あるいは接続用電極パターン)と
は容易に位置決めされたうえ、CCB接続され得るとい
うものである。
A connection electrode pattern (or CCB
Bumps) are formed on the IC through this transparent substrate.
When a chip is viewed under magnification, the connection electrode pattern (or CCB bump) and the CCB bump (or connection electrode pattern) pre-formed on the IC chip are easily positioned and CCB connection can be made. It is something.

〔実施例〕〔Example〕

以下1本発明を第1図により説明する。 The present invention will be explained below with reference to FIG.

第1図は本発明による方法を示したものであり。FIG. 1 shows the method according to the invention.

図示のようにヒータlOが一体的に取付された微動可動
台9上にはICチップ2が載置され、このICチップ2
上部にはまた透明基板itがその接続用電極パターン7
がCCBバンプ6にほぼ対向する状態で位置されるもの
となっている。よって。
As shown in the figure, an IC chip 2 is placed on a fine movement movable table 9 to which a heater lO is integrally attached.
At the top, there is also a transparent substrate IT with its connecting electrode pattern 7.
is positioned substantially opposite the CCB bump 6. Therefore.

透明基板11上部方向より顕微鏡などの光学装置8によ
って透明基板11を観察すれば、透明基板11の透明性
によって接続用電極パターン7とCCBバンブ6の位置
決め程度が如何程であるかが容易に確認され得るもので
ある。もしも、完全に位置決めされていない場合は、微
動可動台9がXY力方向微動調整されることで、接続用
電極パターン7とCCBバンプ6とは容易に位置決めさ
れ得るわけである。
By observing the transparent substrate 11 from above using an optical device 8 such as a microscope, it is easy to check the degree of positioning of the connection electrode pattern 7 and the CCB bump 6 due to the transparency of the transparent substrate 11. It can be done. If they are not perfectly positioned, the connection electrode pattern 7 and the CCB bump 6 can be easily positioned by finely adjusting the movable table 9 in the XY force directions.

しかして、以上のようにして位置決めされた状態で透明
基板1!を所定位置まで下降せしめるとともに、ヒータ
lOによってCCBバンプ6を一旦溶融するようにすれ
ば、接続用電極パターン7はCCBバンプ6に接続され
ることで、ICチップは透明基板11に容易に実装され
得るものである。
With the transparent substrate 1 positioned as described above, the transparent substrate 1! is lowered to a predetermined position and once the CCB bumps 6 are melted by the heater lO, the connection electrode pattern 7 is connected to the CCB bumps 6, and the IC chip can be easily mounted on the transparent substrate 11. It's something you get.

ところで、透明基板itの材質としては各種のものが考
えられるが、例えばアクリルやプラスチック、ガラス、
エポキシが用いられようになっている。
By the way, there are various possible materials for the transparent substrate IT, such as acrylic, plastic, glass,
Epoxy is now being used.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明によれば、ICチップや基板
に位置決め用マークを形成すること不要として、ICチ
ップが基板に容易に実装され得るという効果がある。
As explained above, according to the present invention, it is not necessary to form positioning marks on the IC chip or the substrate, and the IC chip can be easily mounted on the substrate.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は1本発明による一例でのICチップの基板への
実装方法を説明するための図、第2図は、従来技術に係
る実装方法を説明するための図である。 2・・・ICチップ、6・・・CCBバンプ、7・・・
接続用電極パターン、8・・・(顕微鏡などの)光学装
置。 9・・・微動可動台、 11・・・透明基板。 特許出願人 日立通信システム株式会社代理人弁理士 
秋 本 正 実 外1名港
FIG. 1 is a diagram for explaining an example of a method of mounting an IC chip on a substrate according to the present invention, and FIG. 2 is a diagram for explaining a mounting method according to the prior art. 2...IC chip, 6...CCB bump, 7...
Connection electrode pattern, 8...optical device (such as a microscope). 9... Fine movement movable table, 11... Transparent substrate. Patent applicant Hitachi Communication Systems Co., Ltd. Representative Patent Attorney
Akimoto Masami Outer 1 famous port

Claims (1)

【特許請求の範囲】[Claims] 1、ICチップをCCBバンプを介して基板に実装する
方法にして、透明基板を介しICチップを拡大透視しつ
つ該基板に予め形成されている接続用電極パターンある
いはCCBバンプと、ICチップに予め形成されている
CCBバンプあるいは接続用電極パターンとを該チップ
、透明基板の何れかを微動調整することで、位置決めし
た後、CCBバンプを溶融せしめ該バンプと接続用電極
パターンとを接続せしめるICチップの基板への実装方
法。
1. Using a method of mounting the IC chip on the substrate via CCB bumps, while looking through the IC chip through the transparent substrate, it is possible to connect the connection electrode pattern or CCB bumps formed on the substrate in advance and on the IC chip in advance. An IC chip in which the formed CCB bump or connection electrode pattern is positioned by finely adjusting either the chip or the transparent substrate, and then the CCB bump is melted to connect the bump and the connection electrode pattern. mounting method on the board.
JP28393988A 1988-11-11 1988-11-11 Mounting method for ic chip onto substrate Pending JPH02130941A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP28393988A JPH02130941A (en) 1988-11-11 1988-11-11 Mounting method for ic chip onto substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP28393988A JPH02130941A (en) 1988-11-11 1988-11-11 Mounting method for ic chip onto substrate

Publications (1)

Publication Number Publication Date
JPH02130941A true JPH02130941A (en) 1990-05-18

Family

ID=17672174

Family Applications (1)

Application Number Title Priority Date Filing Date
JP28393988A Pending JPH02130941A (en) 1988-11-11 1988-11-11 Mounting method for ic chip onto substrate

Country Status (1)

Country Link
JP (1) JPH02130941A (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57206037A (en) * 1981-06-12 1982-12-17 Hitachi Ltd Device for positioning of flip chip
JPS61214528A (en) * 1985-03-20 1986-09-24 Hitachi Ltd Electronic device and manufacturing equipment thereof
JPS62245640A (en) * 1986-04-18 1987-10-26 Hitachi Ltd Manufacture of semiconductor device and equipment thereof

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57206037A (en) * 1981-06-12 1982-12-17 Hitachi Ltd Device for positioning of flip chip
JPS61214528A (en) * 1985-03-20 1986-09-24 Hitachi Ltd Electronic device and manufacturing equipment thereof
JPS62245640A (en) * 1986-04-18 1987-10-26 Hitachi Ltd Manufacture of semiconductor device and equipment thereof

Similar Documents

Publication Publication Date Title
DE10241344B4 (en) Wafer level housing with silicon seal
TWI380381B (en)
EP0248566A3 (en) Process for controlling solder joint geometry when surface mounting a leadless integrated circuit package on a substrate
CA2383949A1 (en) An optoelectronic assembly and method for fabricating the same
CA2116269A1 (en) Method of Making an Article Comprising Solder Bump Bonding
US5168346A (en) Method and apparatus for isolation of flux materials in flip-chip manufacturing
US3667848A (en) Semiconductor chip bonding method
JPH02130941A (en) Mounting method for ic chip onto substrate
WO2006063044A3 (en) Method and device for wafer scale packaging of optical devices using a scribe and break process
JPS6273639A (en) Method of mounting semiconductor chip
JPH04116625A (en) Packaging structure for driving circuit in liquid crystal display device or the like
KR890700856A (en) Optical filter for microelectronics
JPS56102823A (en) Positioning device
US6168971B1 (en) Method of assembling thin film jumper connectors to a substrate
JPS6362266A (en) Manufacture of solid-state image sensing device
JPS6356922A (en) Mounting method to substrate of ic chip
JP2001156432A (en) Module and mounting method of electronic part
JPS57206037A (en) Device for positioning of flip chip
JPS6292342A (en) Semiconductor package for surface mounting
JPH0340414A (en) Manufacture of semiconductor device
JPS63148650A (en) Face-down bonding
JP3209250B2 (en) Optoelectronic integrated circuit mounting device
JPH03160738A (en) Facedown chip and its manufacture and its mounting board
JPS59117225A (en) Face down bonding device
JP2656614B2 (en) Semiconductor device