JPH02127040U - - Google Patents

Info

Publication number
JPH02127040U
JPH02127040U JP3719589U JP3719589U JPH02127040U JP H02127040 U JPH02127040 U JP H02127040U JP 3719589 U JP3719589 U JP 3719589U JP 3719589 U JP3719589 U JP 3719589U JP H02127040 U JPH02127040 U JP H02127040U
Authority
JP
Japan
Prior art keywords
wiring
bumps
metal substrate
chip
pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3719589U
Other languages
English (en)
Other versions
JPH0648873Y2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP3719589U priority Critical patent/JPH0648873Y2/ja
Publication of JPH02127040U publication Critical patent/JPH02127040U/ja
Application granted granted Critical
Publication of JPH0648873Y2 publication Critical patent/JPH0648873Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched

Description

【図面の簡単な説明】
第1図は本考案の一実施例、第2図は従来の一
例の構造図である。 図において、1はチツプ、2,21,25は配
線、3,32,35,36はパツド、4,41は
バンプ、5,55は絶縁層、6,65は放熱部材
、7は金属基板、8,85は絶縁基板、9はワイ
ヤボンデイング、31,37はリード端子、61
はフイン、62は基板、81はシール部材、86
は端子板、87は保護コートである。

Claims (1)

  1. 【実用新案登録請求の範囲】 片面に複数個の半導体装置或いは固体装置のチ
    ツプ1をダイボンデイングさせ、余白部に相互接
    続配線2とパツド3を具え、該配線2上の外部接
    続位置にバンプ4を形成させた絶縁層5を設け、
    該チツプ1のパツドと該絶縁層5のパツド3とを
    ワイヤボンデイング9させ、他面に放熱部材6を
    固着或いは一体に成形させた金属基板7と、 片面に配線21と、該配線21上の所定位置に
    バンプ41を形成させ、他面の所定位置に該配線
    21に接続した外部接続用のリード端子31を突
    設させた絶縁基板8とから構成され、 該金属基板7と該絶縁基板8とを対向させ、該
    バンプ4,41同士を一体に接合し、所定間隔に
    保持してなることを特徴とするマルチチツプ実装
    構造。
JP3719589U 1989-03-30 1989-03-30 マルチチップ実装構造 Expired - Lifetime JPH0648873Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3719589U JPH0648873Y2 (ja) 1989-03-30 1989-03-30 マルチチップ実装構造

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3719589U JPH0648873Y2 (ja) 1989-03-30 1989-03-30 マルチチップ実装構造

Publications (2)

Publication Number Publication Date
JPH02127040U true JPH02127040U (ja) 1990-10-19
JPH0648873Y2 JPH0648873Y2 (ja) 1994-12-12

Family

ID=31544087

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3719589U Expired - Lifetime JPH0648873Y2 (ja) 1989-03-30 1989-03-30 マルチチップ実装構造

Country Status (1)

Country Link
JP (1) JPH0648873Y2 (ja)

Also Published As

Publication number Publication date
JPH0648873Y2 (ja) 1994-12-12

Similar Documents

Publication Publication Date Title
JP3243116B2 (ja) 半導体装置
US6297547B1 (en) Mounting multiple semiconductor dies in a package
US7312108B2 (en) Method for assembling a ball grid array package with two substrates
JP2582013B2 (ja) 樹脂封止型半導体装置及びその製造方法
US5227661A (en) Integrated circuit device having an aminopropyltriethoxysilane coating
KR930011178A (ko) 반도체 패키지
JP2006093189A5 (ja)
JP2881733B2 (ja) ボトムリード型半導体パッケージ
US5243497A (en) Chip on board assembly
JP2000101016A (ja) 半導体集積回路装置
JPH0777258B2 (ja) 半導体装置
JP4538830B2 (ja) 半導体装置
JP2001156251A (ja) 半導体装置
JPH04207061A (ja) 半導体装置
JPS61287254A (ja) 半導体装置
JPH02127040U (ja)
JP3625714B2 (ja) 半導体装置
JP3965767B2 (ja) 半導体チップの基板実装構造
JPH0461152A (ja) 半導体装置
JPS60241228A (ja) 半導体チツプ
JP3136274B2 (ja) 半導体装置
JP2587722Y2 (ja) 半導体装置
JPS5828359Y2 (ja) 半導体集積回路装置
KR100206861B1 (ko) 고밀도 반도체 패키지구조
KR960000149Y1 (ko) 반도체 장치