JPH02127040U - - Google Patents
Info
- Publication number
- JPH02127040U JPH02127040U JP3719589U JP3719589U JPH02127040U JP H02127040 U JPH02127040 U JP H02127040U JP 3719589 U JP3719589 U JP 3719589U JP 3719589 U JP3719589 U JP 3719589U JP H02127040 U JPH02127040 U JP H02127040U
- Authority
- JP
- Japan
- Prior art keywords
- wiring
- bumps
- metal substrate
- chip
- pad
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3719589U JPH0648873Y2 (ja) | 1989-03-30 | 1989-03-30 | マルチチップ実装構造 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3719589U JPH0648873Y2 (ja) | 1989-03-30 | 1989-03-30 | マルチチップ実装構造 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH02127040U true JPH02127040U (enExample) | 1990-10-19 |
| JPH0648873Y2 JPH0648873Y2 (ja) | 1994-12-12 |
Family
ID=31544087
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3719589U Expired - Lifetime JPH0648873Y2 (ja) | 1989-03-30 | 1989-03-30 | マルチチップ実装構造 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0648873Y2 (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114361063A (zh) * | 2021-11-24 | 2022-04-15 | 苏州科阳半导体有限公司 | 基板键合方法及基板 |
-
1989
- 1989-03-30 JP JP3719589U patent/JPH0648873Y2/ja not_active Expired - Lifetime
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114361063A (zh) * | 2021-11-24 | 2022-04-15 | 苏州科阳半导体有限公司 | 基板键合方法及基板 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0648873Y2 (ja) | 1994-12-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3243116B2 (ja) | 半導体装置 | |
| US6297547B1 (en) | Mounting multiple semiconductor dies in a package | |
| US6876553B2 (en) | Enhanced die-up ball grid array package with two substrates | |
| JP2582013B2 (ja) | 樹脂封止型半導体装置及びその製造方法 | |
| US5227661A (en) | Integrated circuit device having an aminopropyltriethoxysilane coating | |
| KR930011178A (ko) | 반도체 패키지 | |
| JP2881733B2 (ja) | ボトムリード型半導体パッケージ | |
| US5243497A (en) | Chip on board assembly | |
| JP2000101016A (ja) | 半導体集積回路装置 | |
| JPH0777258B2 (ja) | 半導体装置 | |
| JP2001156251A (ja) | 半導体装置 | |
| JP4538830B2 (ja) | 半導体装置 | |
| CN1145211C (zh) | 一种多晶片半导体封装结构 | |
| JPH04207061A (ja) | 半導体装置 | |
| JPS61287254A (ja) | 半導体装置 | |
| JPH02127040U (enExample) | ||
| JP3625714B2 (ja) | 半導体装置 | |
| JP3965767B2 (ja) | 半導体チップの基板実装構造 | |
| JPH0461152A (ja) | 半導体装置 | |
| JPS60241228A (ja) | 半導体チツプ | |
| JPS63175450A (ja) | 気密封止型半導体装置 | |
| JP3136274B2 (ja) | 半導体装置 | |
| KR960000149Y1 (ko) | 반도체 장치 | |
| JP2587722Y2 (ja) | 半導体装置 | |
| JPS5828359Y2 (ja) | 半導体集積回路装置 |