JPH02118332U - - Google Patents
Info
- Publication number
- JPH02118332U JPH02118332U JP2685289U JP2685289U JPH02118332U JP H02118332 U JPH02118332 U JP H02118332U JP 2685289 U JP2685289 U JP 2685289U JP 2685289 U JP2685289 U JP 2685289U JP H02118332 U JPH02118332 U JP H02118332U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- frequency
- frequency divider
- divider circuit
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 6
Landscapes
- Manipulation Of Pulses (AREA)
Description
第１図はこの考案による｛１／〔Ｎ−（1/2）
〕｝分周回路の構成を示す回路図、第２図は第１
図の分周回路に使用される１／Ｎ分周回路の一例
を示す回路図、第３図は第１図の分周回路におい
てＮが２，４，８，１６……なる値を取る場合の
構成例を示す回路図、第４図は第１図の分周回路
の動作を説明するためのタイムチヤート、第５図
はこの考案の第１の実施例による3/2分周回路の
構成を示す回路図、第６図は第５図の回路の動作
を説明するためのタイムチヤート、第７図はこの
考案の第２の実施例による5/2分周回路の構成を
示す回路図、第８図は第７図の回路の動作を説明
するためのタイムチヤート、第９図はこの考案の
第３の実施例による7/2分周回路の構成を示す回
路図、第１０図は第９図の回路の動作を説明する
ためのタイムチヤートである。
１…排他的論理和回路、２…１／Ｎ分周回路、
３…1/2分周回路。
Figure 1 shows {1/[N-(1/2)
]}Circuit diagram showing the configuration of the frequency divider circuit, Figure 2 is
A circuit diagram showing an example of a 1/N frequency divider circuit used in the frequency divider circuit shown in the figure. Figure 3 is a circuit diagram showing an example of a 1/N frequency divider circuit used in the frequency divider circuit shown in Figure 1. FIG. 4 is a time chart for explaining the operation of the frequency divider circuit of FIG. 1, and FIG. 5 is a circuit diagram showing a configuration example of the frequency divider circuit of FIG. 6 is a time chart for explaining the operation of the circuit of FIG. 5, and FIG. 7 is a circuit diagram showing the configuration of a 5/2 frequency divider circuit according to the second embodiment of this invention. FIG. 8 is a time chart for explaining the operation of the circuit in FIG. 7, FIG. 9 is a circuit diagram showing the configuration of a 7/2 frequency divider circuit according to the third embodiment of this invention, and FIG. 9 is a time chart for explaining the operation of the circuit shown in FIG. 9. 1... Exclusive OR circuit, 2... 1/N frequency dividing circuit,
3...1/2 frequency divider circuit.
Claims (1)
｝（Ｎ：正の整数）分周して周波数Ｘ／〔Ｎ−（
1/2）〕の出力信号を得る分周回路において、前
記入力信号がその第１入力端へ供給される排他的
論理和回路と、前記排他的論理和回路から出力さ
れる信号をアツプカウントする１／Ｎ分周回路と
、前記１／Ｎ分周回路の出力がクロツク端子へ供
給される1/2分周回路とを具備し、前記1/2分周回
路の出力信号が前記排他的論理和回路の第２入力
端へ供給され、前記１／Ｎ分周回路の出力信号が
出力端子から出力されることを特徴とする分周回
路。[Scope of claim for utility model registration] An input signal of frequency X is {1/[N-(1/2)]
}(N: positive integer) and divides the frequency to obtain the frequency X/[N-(
1/2)] in a frequency divider circuit that obtains an output signal of 1/2), an exclusive OR circuit to which the input signal is supplied to its first input terminal, and an exclusive OR circuit that up-counts the signal output from the exclusive OR circuit. The 1/2 frequency divider circuit includes a 1/N frequency divider circuit and a 1/2 frequency divider circuit in which the output of the 1/N frequency divider circuit is supplied to a clock terminal, and the output signal of the 1/2 frequency divider circuit is set to the exclusive logic. A frequency dividing circuit, wherein the frequency dividing circuit is supplied to a second input terminal of the summation circuit, and the output signal of the 1/N frequency dividing circuit is outputted from the output terminal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2685289U JPH02118332U (en) | 1989-03-09 | 1989-03-09 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2685289U JPH02118332U (en) | 1989-03-09 | 1989-03-09 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH02118332U true JPH02118332U (en) | 1990-09-21 |
Family
ID=31248850
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2685289U Pending JPH02118332U (en) | 1989-03-09 | 1989-03-09 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH02118332U (en) |
-
1989
- 1989-03-09 JP JP2685289U patent/JPH02118332U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH02118332U (en) | ||
| JPH02106733U (en) | ||
| JPH03120127U (en) | ||
| JPS62203530U (en) | ||
| JPS63131228U (en) | ||
| JPH0446725U (en) | ||
| JPS6040132U (en) | Phase switching circuit | |
| JPH03110663U (en) | ||
| JPS60127033U (en) | Logic circuit output circuit | |
| JPS62158937U (en) | ||
| JPS5849285U (en) | timer clock circuit | |
| JPS6114534U (en) | timer circuit | |
| JPH02120925U (en) | ||
| JPS6358303U (en) | ||
| JPS62146320U (en) | ||
| JPS6082845U (en) | Digital temperature compensated crystal oscillator noise reduction circuit | |
| JPH021928U (en) | ||
| JPH01112496U (en) | ||
| JPS62129841U (en) | ||
| JPS63156124U (en) | ||
| JPH03123327U (en) | ||
| JPS63159921U (en) | ||
| JPH0480118U (en) | ||
| JPH0290552U (en) | ||
| JPS60144329U (en) | voltage controlled oscillation circuit |