JPH0210839A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPH0210839A
JPH0210839A JP16175688A JP16175688A JPH0210839A JP H0210839 A JPH0210839 A JP H0210839A JP 16175688 A JP16175688 A JP 16175688A JP 16175688 A JP16175688 A JP 16175688A JP H0210839 A JPH0210839 A JP H0210839A
Authority
JP
Japan
Prior art keywords
film
polycrystalline silicon
melting point
point metal
high melting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16175688A
Other languages
Japanese (ja)
Inventor
Yuuji Soshiro
勇治 十代
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electronics Corp filed Critical Matsushita Electronics Corp
Priority to JP16175688A priority Critical patent/JPH0210839A/en
Publication of JPH0210839A publication Critical patent/JPH0210839A/en
Pending legal-status Critical Current

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

PURPOSE:To form a 2-layer film of a satisfactory polycrystalline silicon film and a high melting point metal film and to manufacture a semiconductor device with high yield and high reliability by removing phosphorus glass, then cleaning it, forming a natural oxide film on the polycrystalline silicon film, removing the oxide film and then continuously forming the metal film. CONSTITUTION:An interlayer insulating film 2 is formed on a silicon substrate 1, contact hole and the like are formed, a polycrystalline silicon film 3 is then formed, phosphorus is added to the film 3 to reduce its resistance, phosphorus glass 4 is formed, the glass is completely removed with mixture solution of fluoric acid and water, washed, continuously treated with mixture solution of hydrogen peroxide, ammonia and water, and a natural oxide film 5 is formed. Then, it is heat treated in a hydrogen atmosphere, and the film 5 is removed. Thereafter, a high melting point metal film 6 is formed by a CVD method, a 2-layer film of the films 3, 6 is patterned by a photolithography method and a dry etching method, and wirings are formed.

Description

【発明の詳細な説明】 産業上の利用分野 本発明は多結晶シリコン膜と高融点金属模との二層膜を
有する半導体装置の製造方法に関する。
DETAILED DESCRIPTION OF THE INVENTION Field of the Invention The present invention relates to a method for manufacturing a semiconductor device having a two-layer film of a polycrystalline silicon film and a high melting point metal pattern.

従来の技術 半導体集積回路素子の微細化、高密度化に伴ない配線材
料として高融点金属が注目されている。
2. Description of the Related Art As semiconductor integrated circuit devices become smaller and more densely packed, high-melting point metals are attracting attention as wiring materials.

高融点金属は従来のムr配線と異なり900℃程度での
熱処理が可能な為、配線上の絶縁膜を熱処理して平坦化
できる等の利点があり素子の微細化に有利である。
Unlike conventional uneven wiring, high-melting point metals can be heat-treated at about 900° C., so they have advantages such as the ability to heat-treat and flatten the insulating film on the wiring, which is advantageous for miniaturizing elements.

第2図に従来の技術による高融点金属配線形成の工程順
断面図を示す。
FIG. 2 shows a cross-sectional view of the process of forming high-melting point metal wiring according to a conventional technique.

第2図aに示す様にシリコン基板1上に層間絶縁膜2を
形成しコンタクトホール等を形成後、多結晶シリコン膜
3をLPCVD (減圧化学気相成長)法により形成す
る。この多結晶シリコン膜3を低抵抗化する為、気相拡
散法によりPHsガスおよび02ガス中で900’C程
度で熱処理し、リンを添加する。この際、同図すに示す
様に多結晶シリコン膜3上にはリンを含んだ酸化膜であ
るリンガラス4が形成される。このリンガラス4ヲ希7
ツ酸によるウェットエツチングで除去し水洗後、スピン
ドライにより乾燥する。ここで多結晶シリコン膜3は撥
水性である為リンガラス4除去後の表面は撥水性表面と
なる。スピンドライによる乾燥の際に撥水性表面では特
定のパターン上にシミ状の異物8が形成される。次に多
結晶シリコン膜3上にスパッタ法あるいはCVD法によ
り高融点金属膜6を形成しく同図d)、同図e、  r
に示す様にホトリソグラフィー法およびドライエツチン
グ法により多結晶シリコン膜3と高融点金属膜6の2層
膜をパターニングし配線形成を行なう。
As shown in FIG. 2a, after forming an interlayer insulating film 2 on a silicon substrate 1 and forming contact holes and the like, a polycrystalline silicon film 3 is formed by LPCVD (low pressure chemical vapor deposition). In order to lower the resistance of this polycrystalline silicon film 3, it is heat-treated at about 900'C in PHs gas and 02 gas by vapor phase diffusion, and phosphorus is added thereto. At this time, as shown in the figure, a phosphorus glass 4, which is an oxide film containing phosphorus, is formed on the polycrystalline silicon film 3. This ring glass 4 woki 7
It is removed by wet etching with tonic acid, washed with water, and then dried by spin drying. Here, since the polycrystalline silicon film 3 is water repellent, the surface after the phosphorus glass 4 is removed becomes a water repellent surface. During drying by spin drying, stain-like foreign matter 8 is formed on a specific pattern on the water-repellent surface. Next, a high melting point metal film 6 is formed on the polycrystalline silicon film 3 by sputtering or CVD.
As shown in FIG. 2, the two-layer film of polycrystalline silicon film 3 and high melting point metal film 6 is patterned by photolithography and dry etching to form wiring.

発明が解決しようとする問題点 この方法による2層配線膜の形成方法では前記の様に多
結晶シリコン膜3上にシミ状の異物8が形成され、後工
程のパターニングの際、このシミ状異物8が対ドライエ
ツチングのマスクとなυ高融点金属膜6がエツチングさ
れても異物下の多結晶シリコン膜3はエツチングされず
残存する。
Problems to be Solved by the Invention In this method of forming a two-layer wiring film, as described above, a stain-like foreign substance 8 is formed on the polycrystalline silicon film 3, and this stain-like foreign substance is removed during patterning in a later process. 8 is a mask for dry etching.Even if the high melting point metal film 6 is etched, the polycrystalline silicon film 3 under the foreign matter is not etched and remains.

この為、配線間の短絡が生じ半導体装置の不良原因とな
る。
For this reason, a short circuit occurs between the wiring lines, which causes a failure of the semiconductor device.

問題点を解決するための手段 前記問題点を解決するために本発明による半導体装置の
製造方法は次のような手段をとる。
Means for Solving the Problems In order to solve the above-mentioned problems, the method for manufacturing a semiconductor device according to the present invention takes the following measures.

まず希フッ酸によりリンガラスを除去した後。First, after removing phosphorus glass with dilute hydrofluoric acid.

スピン乾燥前の最終洗浄で多結晶シリコン膜上に自然酸
化膜を形成し、表面親水性となる処理を行なう。
In the final cleaning before spin drying, a natural oxide film is formed on the polycrystalline silicon film to make the surface hydrophilic.

次に高融点金属膜形成前に純水素または水素を含むガス
雰囲気中で熱処理し還元作用により多結晶シリコン膜上
の自然酸化膜を除去してから連続して高融点金属膜を形
成するものである。
Next, before forming the high melting point metal film, heat treatment is performed in pure hydrogen or a gas atmosphere containing hydrogen to remove the natural oxide film on the polycrystalline silicon film by reducing action, and then a high melting point metal film is continuously formed. be.

作用 この方法による多結晶シリコン膜と高融点金属膜の2層
膜形成方法によれば次のような作用がある。
Effects This method of forming a two-layer film of a polycrystalline silicon film and a high melting point metal film has the following effects.

まず希7ノ酸によるリンガラス除去後の最終洗浄で表面
親水性となっている為、スピン乾燥によるシミ状の異物
の発生が全く生じない。
First, the surface is made hydrophilic by the final cleaning after removing phosphorus glass with dilute heptanoic acid, so no stain-like foreign matter is generated by spin drying.

また多結晶シリコン膜上の自然酸化膜を水素の還元作用
により除去する事で多結晶シリコン膜と高融点金属膜と
の密着性も良く、膜はがれ等の問題もない。
Furthermore, since the natural oxide film on the polycrystalline silicon film is removed by the reduction action of hydrogen, the adhesion between the polycrystalline silicon film and the high melting point metal film is good, and there are no problems such as film peeling.

すなわち良好な多結晶シリコン膜と高融点金属膜の2層
膜形成が可能で、高歩留りで信頼性の高い半導体装置の
製造が可能となる。
That is, it is possible to form a two-layer film of a good polycrystalline silicon film and a high melting point metal film, and it is possible to manufacture a semiconductor device with high yield and high reliability.

実施例 以下1本発明による半導体装置の製造方法を第1図に示
す工程順断面図により詳述する。
EXAMPLE 1 A method for manufacturing a semiconductor device according to the present invention will be explained in detail with reference to step-by-step sectional views shown in FIG.

まず第1図aに示す様にシリコン基板1上に層間絶縁膜
2を形成し、コンタクトホール等を形成した後、LPG
VD (減圧化学気相成長)法により多結晶シリコン膜
3を150nm形成する。次に気相拡散法によりPH3
ガスおよび02ガス雰囲気で900℃30分の熱処理を
行ない、多結晶シリコン膜3にリンを添加し低抵抗化す
る。
First, as shown in FIG. 1a, an interlayer insulating film 2 is formed on a silicon substrate 1, and after forming contact holes etc.
A polycrystalline silicon film 3 with a thickness of 150 nm is formed by VD (low pressure chemical vapor deposition). Next, by vapor phase diffusion method, PH3
A heat treatment is performed at 900° C. for 30 minutes in a gas and 02 gas atmosphere to add phosphorus to the polycrystalline silicon film 3 to lower its resistance.

この処理の後、同図すに示す様に多結晶シリコン膜3上
には約25nm程のリンを含んだ酸化膜(リンガラス)
が形成されている。
After this treatment, as shown in the figure, an oxide film (phosphorous glass) containing about 25 nm of phosphorus is formed on the polycrystalline silicon film 3.
is formed.

次にこのリンガラスをフッ酸と水の混合液により完全除
去し30分の水洗後、連続して過酸化水素とアンモニア
と水の混合液で70℃、16分間の処理を行なう。この
処理で多結晶シリコン膜3上には同図Cに示すように約
2nmの自然酸化膜6が形成される。
Next, this phosphorus glass is completely removed with a mixture of hydrofluoric acid and water, and after washing with water for 30 minutes, treatment is continuously performed at 70° C. for 16 minutes with a mixture of hydrogen peroxide, ammonia, and water. Through this process, a natural oxide film 6 of about 2 nm is formed on the polycrystalline silicon film 3, as shown in FIG.

次に同試料を水素雰囲気中で400’020分間の熱処
理を行ない、水素の還元作用により自然酸化膜6を除去
する。
Next, the same sample is subjected to heat treatment for 400'020 minutes in a hydrogen atmosphere, and the natural oxide film 6 is removed by the reducing action of hydrogen.

その後、同図θに示す様にCVD法により高融点金属膜
eを形成し、続いて同図r、  Hに示す様にホトリン
グラフイー法およびドライエツチング法により多結晶シ
リコン膜3と高融点金属膜6の2層膜をパターニングし
、配線形成を行なう。
Thereafter, as shown in θ in the figure, a high melting point metal film e is formed by the CVD method, and then as shown in r and h in the same figure, the polycrystalline silicon film 3 and the high melting point metal film 3 are formed by photolithography and dry etching. The two-layer metal film 6 is patterned to form wiring.

発明の効果 以上の様に本発明による半導体装置の製造方法によれば
、シミ状の異物の発生がなく配線間の短絡が生じる心配
はない。
Effects of the Invention As described above, according to the method of manufacturing a semiconductor device according to the present invention, there is no generation of foreign particles in the form of stains, and there is no fear of short circuits occurring between wiring lines.

すなわち良好な多結晶シリコン膜と高融点金属膜との2
層膜形成が可能で、高歩留りで信頼性の高い半導体装置
の製造が可能である。
In other words, two good polycrystalline silicon films and a high melting point metal film.
It is possible to form layered films, and it is possible to manufacture semiconductor devices with high yield and high reliability.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明による半導体装置の製造方法の工程順断
面図、第2図は従来の技術による半導体装置の製造方法
の工程順断面図である。 1・・・・・・シリコン基板、2・・・・・・層間絶縁
膜、3・・・・・・多結晶シリコン、4・・・・・・リ
ンガラス、5・・・・・・自熱酸化膜、 6・・・・・・高融点金属、 7・・・・・・ホトレジス ト、 8・・・・・・シミ状異物。
FIG. 1 is a step-by-step sectional view of a semiconductor device manufacturing method according to the present invention, and FIG. 2 is a step-by-step sectional view of a semiconductor device manufacturing method according to the prior art. DESCRIPTION OF SYMBOLS 1... Silicon substrate, 2... Interlayer insulating film, 3... Polycrystalline silicon, 4... Phosphorous glass, 5... Self Thermal oxide film, 6... High melting point metal, 7... Photoresist, 8... Spot-like foreign matter.

Claims (1)

【特許請求の範囲】[Claims] 多結晶シリコン薄膜に熱拡散法でリンを添加して前記多
結晶シリコン薄膜上にリンガラスを形成した後、前記リ
ンガラスを希フッ酸により除去しその後連続して過酸化
水素、アンモニア、水の混合液で洗浄処理する工程と、
水素を含む還元ガス雰囲気中で熱処理した後CVD(化
学気相成長)法またはスパッタ法により前記多結晶シリ
コン薄膜上に高融点金属薄膜を形成する工程とを含むこ
とを特徴とする半導体装置の製造方法。
After adding phosphorus to a polycrystalline silicon thin film using a thermal diffusion method to form phosphorus glass on the polycrystalline silicon thin film, the phosphorus glass is removed with dilute hydrofluoric acid, and then hydrogen peroxide, ammonia, and water are successively added to the polycrystalline silicon thin film. A step of cleaning with a mixed solution,
manufacturing a semiconductor device, comprising the step of forming a high melting point metal thin film on the polycrystalline silicon thin film by heat treatment in a reducing gas atmosphere containing hydrogen, and then using a CVD (chemical vapor deposition) method or a sputtering method; Method.
JP16175688A 1988-06-29 1988-06-29 Manufacture of semiconductor device Pending JPH0210839A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16175688A JPH0210839A (en) 1988-06-29 1988-06-29 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16175688A JPH0210839A (en) 1988-06-29 1988-06-29 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
JPH0210839A true JPH0210839A (en) 1990-01-16

Family

ID=15741293

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16175688A Pending JPH0210839A (en) 1988-06-29 1988-06-29 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPH0210839A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102029726A (en) * 2010-11-16 2011-04-27 上海秋林机械有限公司 Guide positioning device for pressing plates in lifting process

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102029726A (en) * 2010-11-16 2011-04-27 上海秋林机械有限公司 Guide positioning device for pressing plates in lifting process

Similar Documents

Publication Publication Date Title
JPH0758107A (en) Manufacture of semiconductor device
US4980301A (en) Method for reducing mobile ion contamination in semiconductor integrated circuits
JPH0210839A (en) Manufacture of semiconductor device
JPS6119133A (en) Manufacture of semiconductor device
JPH036821A (en) Manufacture of semiconductor device
JPH025529A (en) Manufacture of semiconductor device
JPH04171744A (en) Manufacture of semiconductor device
JP2678049B2 (en) Semiconductor device cleaning method
JPH0799178A (en) Manufacture of semiconductor device
JP2991176B2 (en) Method for manufacturing semiconductor device
KR100192173B1 (en) Method of forming a tungsten plug in a semiconductor device
JPS62245650A (en) Manufacture of multilayer interconnection structure
JPS63182839A (en) Semiconductor device
JPH01239931A (en) Manufacture of electronic device with carbon film formed thereon
JP2002016119A (en) Manufacturing method of semiconductor device and semiconductor cleaning evaluation method
TW483063B (en) Formation method of rough surface
JPH02284423A (en) Manufacture of semiconductor device
JPH04356944A (en) Semiconductor device and its manufacture
JPH02152258A (en) Manufacture of intermediate oxide film for lsi
JPH03276627A (en) Manufacture of semiconductor device
JPS62249451A (en) Manufacture of multilayer interconnection structure
JPH0254583A (en) Mis type semiconductor integrated circuit device
JPS59115542A (en) Manufacture of semiconductor device
JPH0290616A (en) Through-hole forming method for interlayer insulating film
JPH05152444A (en) Manufacture of semiconductor device