JPH0210690Y2 - - Google Patents
Info
- Publication number
- JPH0210690Y2 JPH0210690Y2 JP18626384U JP18626384U JPH0210690Y2 JP H0210690 Y2 JPH0210690 Y2 JP H0210690Y2 JP 18626384 U JP18626384 U JP 18626384U JP 18626384 U JP18626384 U JP 18626384U JP H0210690 Y2 JPH0210690 Y2 JP H0210690Y2
- Authority
- JP
- Japan
- Prior art keywords
- output
- frame synchronization
- synchronization signal
- detection circuit
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000001514 detection method Methods 0.000 claims description 32
- 230000001360 synchronised effect Effects 0.000 claims description 11
- 230000007257 malfunction Effects 0.000 description 6
- 230000005540 biological transmission Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
Landscapes
- Time-Division Multiplex Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18626384U JPH0210690Y2 (it) | 1984-12-10 | 1984-12-10 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18626384U JPH0210690Y2 (it) | 1984-12-10 | 1984-12-10 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61103946U JPS61103946U (it) | 1986-07-02 |
JPH0210690Y2 true JPH0210690Y2 (it) | 1990-03-16 |
Family
ID=30743730
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18626384U Expired JPH0210690Y2 (it) | 1984-12-10 | 1984-12-10 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0210690Y2 (it) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR910005493B1 (ko) * | 1988-12-14 | 1991-07-31 | 한국전기통신공사 | 동기식 다중화 장치의 리프레임 회로 |
-
1984
- 1984-12-10 JP JP18626384U patent/JPH0210690Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS61103946U (it) | 1986-07-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0210690Y2 (it) | ||
US20200319952A1 (en) | Clock fractional divider module, image and/or video processing module, and apparatus | |
JPH0431211B2 (it) | ||
JP2906850B2 (ja) | 時分割形スイッチ監視回路 | |
JPS6255110B2 (it) | ||
JPH0378337A (ja) | 符号誤り計数回路 | |
JPS619047A (ja) | 位相修正方式 | |
SU1661840A1 (ru) | Запоминающее устройство с самоконтролем | |
JPS606143B2 (ja) | 入力デ−タ状変検出回路 | |
JP2567986B2 (ja) | データ処理システム | |
JPS6124853B2 (it) | ||
JPS6211095Y2 (it) | ||
SU1439596A1 (ru) | Устройство дл контрол 3-кода Фибоначчи | |
SU1575309A1 (ru) | Счетчик с контролем ошибок | |
SU1732464A1 (ru) | Счетчик импульсов в коде Фибоначчи | |
SU1624535A1 (ru) | Запоминающее устройство с контролем | |
RU1820384C (ru) | Устройство дл контрол принимаемой информации | |
SU1182578A1 (ru) | Устройство дл формировани и хранени адресов команд | |
JPH0430234A (ja) | エラー検出回路 | |
SU1383324A1 (ru) | Устройство дл задержки цифровой информации | |
SU470927A1 (ru) | Устройство мажоритарного декотировани при трехкратном повторении дискретной информации | |
JPS62209628A (ja) | プロセサバスにおけるバリテイチエツク回路 | |
JPH03147438A (ja) | パターン検出回路 | |
JPS61219235A (ja) | ユニ−クワ−ド検出回路 | |
JPS6257839U (it) |