JPH018028Y2 - - Google Patents
Info
- Publication number
- JPH018028Y2 JPH018028Y2 JP1984085813U JP8581384U JPH018028Y2 JP H018028 Y2 JPH018028 Y2 JP H018028Y2 JP 1984085813 U JP1984085813 U JP 1984085813U JP 8581384 U JP8581384 U JP 8581384U JP H018028 Y2 JPH018028 Y2 JP H018028Y2
- Authority
- JP
- Japan
- Prior art keywords
- shift
- shift register
- group
- data
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
- Shift Register Type Memory (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8581384U JPS611933U (ja) | 1984-06-08 | 1984-06-08 | 直列並列変換回路 |
US06/740,219 US4672647A (en) | 1984-06-08 | 1985-06-03 | Serial data transfer circuits for delayed output |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8581384U JPS611933U (ja) | 1984-06-08 | 1984-06-08 | 直列並列変換回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS611933U JPS611933U (ja) | 1986-01-08 |
JPH018028Y2 true JPH018028Y2 (enrdf_load_stackoverflow) | 1989-03-02 |
Family
ID=30636545
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP8581384U Granted JPS611933U (ja) | 1984-06-08 | 1984-06-08 | 直列並列変換回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS611933U (enrdf_load_stackoverflow) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5427107B2 (enrdf_load_stackoverflow) * | 1973-10-15 | 1979-09-07 |
-
1984
- 1984-06-08 JP JP8581384U patent/JPS611933U/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS611933U (ja) | 1986-01-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0715302A (ja) | 可変遅延バッファ回路 | |
JPH018028Y2 (enrdf_load_stackoverflow) | ||
JPH0326107A (ja) | 論理回路 | |
JPS6376640A (ja) | 調歩同期信号受信回路 | |
JP3144086B2 (ja) | 擾乱付加信号発生回路 | |
JPS6253539A (ja) | フレ−ム同期方式 | |
SU1020816A1 (ru) | Программируемое логическое устройство | |
JP2514961Y2 (ja) | シリアルデータラッチ回路 | |
JPS62112434A (ja) | クロツク分配装置 | |
JP2867480B2 (ja) | メモリ切替回路 | |
JPS6122356Y2 (enrdf_load_stackoverflow) | ||
JP2524165B2 (ja) | 表示装置の信号側駆動回路 | |
JP2806683B2 (ja) | プレジオクロナス/ドップラーバッファ | |
JPH0515230B2 (enrdf_load_stackoverflow) | ||
JPS62161399U (enrdf_load_stackoverflow) | ||
JPS63226121A (ja) | 直並列変換回路 | |
JPH0417565B2 (enrdf_load_stackoverflow) | ||
JPH03107225A (ja) | フレームアライナ回路 | |
JPS60214134A (ja) | 速度変換回路 | |
JPH10233697A (ja) | シリアル/パラレルデータ変換回路 | |
JPH02202737A (ja) | クロツク選択回路 | |
JPS58139395A (ja) | シフトレジスタ | |
JPS6247723A (ja) | 同期回路における切換方式 | |
JPH03280740A (ja) | クロック切替回路 | |
JPS62180632A (ja) | クロツク同期回路 |