JPH0172651U - - Google Patents
Info
- Publication number
- JPH0172651U JPH0172651U JP1987165883U JP16588387U JPH0172651U JP H0172651 U JPH0172651 U JP H0172651U JP 1987165883 U JP1987165883 U JP 1987165883U JP 16588387 U JP16588387 U JP 16588387U JP H0172651 U JPH0172651 U JP H0172651U
- Authority
- JP
- Japan
- Prior art keywords
- memory
- bidirectional
- bidirectional memory
- trace
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000002457 bidirectional effect Effects 0.000 claims description 9
- 239000000523 sample Substances 0.000 claims description 6
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Debugging And Monitoring (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1987165883U JPH0172651U (de) | 1987-10-29 | 1987-10-29 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1987165883U JPH0172651U (de) | 1987-10-29 | 1987-10-29 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0172651U true JPH0172651U (de) | 1989-05-16 |
Family
ID=31452771
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1987165883U Pending JPH0172651U (de) | 1987-10-29 | 1987-10-29 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0172651U (de) |
-
1987
- 1987-10-29 JP JP1987165883U patent/JPH0172651U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0172651U (de) | ||
JPS6044140U (ja) | マイクロプロセッサ等のデバッグ装置 | |
JPH0263144U (de) | ||
JPS643959U (de) | ||
JPS6415839A (en) | Recording device for instruction executing event | |
JPS6044147U (ja) | パタ−ン認識装置 | |
KR890008681A (ko) | 프로세서 제어 장치 | |
JPS593537U (ja) | 半導体素子検査装置の測子カ−ド | |
JPS60640U (ja) | Dma処理とプログラム計測モ−ドの並行処理システム | |
JPH01127037U (de) | ||
JPS63143947U (de) | ||
JPH0344672U (de) | ||
JPH02150931A (ja) | 情報処理装置 | |
JPH0187448U (de) | ||
JPS5888487U (ja) | 遠方監視制御装置の入力回路 | |
JPS59138961U (ja) | トレ−ス・メモリ制御回路 | |
JPS60184144U (ja) | マイクロコンピユ−タ装置 | |
JPH0334102U (de) | ||
JPS59174645U (ja) | デバツグ装置 | |
JPH01106944U (de) | ||
JPS5894003U (ja) | フイ−ドフオワ−ド制御装置 | |
JPS63163539U (de) | ||
JPS63168545U (de) | ||
JPH0166697U (de) | ||
JPH01144942U (de) |