JPH0158898B2 - - Google Patents
Info
- Publication number
- JPH0158898B2 JPH0158898B2 JP56210401A JP21040181A JPH0158898B2 JP H0158898 B2 JPH0158898 B2 JP H0158898B2 JP 56210401 A JP56210401 A JP 56210401A JP 21040181 A JP21040181 A JP 21040181A JP H0158898 B2 JPH0158898 B2 JP H0158898B2
- Authority
- JP
- Japan
- Prior art keywords
- clock pulse
- output
- signal
- circuit
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Television Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56210401A JPS58116831A (ja) | 1981-12-30 | 1981-12-30 | クロツクパルス発生回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56210401A JPS58116831A (ja) | 1981-12-30 | 1981-12-30 | クロツクパルス発生回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58116831A JPS58116831A (ja) | 1983-07-12 |
| JPH0158898B2 true JPH0158898B2 (en, 2012) | 1989-12-14 |
Family
ID=16588700
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56210401A Granted JPS58116831A (ja) | 1981-12-30 | 1981-12-30 | クロツクパルス発生回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58116831A (en, 2012) |
-
1981
- 1981-12-30 JP JP56210401A patent/JPS58116831A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58116831A (ja) | 1983-07-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0178622B1 (en) | Timing recovery circuit for manchester coded data | |
| US5025461A (en) | Method of and circuit arrangement for recovering a bit clock from a received digital communication signal | |
| JP2597239B2 (ja) | ディジタル位相同期ループ及び該ディジタル位相同期ループを具える受信機及びその制御方法 | |
| JPH051943B2 (en, 2012) | ||
| JPH0158898B2 (en, 2012) | ||
| JPH0124992Y2 (en, 2012) | ||
| JPS6362144B2 (en, 2012) | ||
| JPS632511B2 (en, 2012) | ||
| JPS6362145B2 (en, 2012) | ||
| JPS58221536A (ja) | クロツクパルス発生装置 | |
| JPS6254271B2 (en, 2012) | ||
| JPH0157539B2 (en, 2012) | ||
| JPS6365255B2 (en, 2012) | ||
| JPS6254272B2 (en, 2012) | ||
| JPS6258598B2 (en, 2012) | ||
| JPS635327Y2 (en, 2012) | ||
| EP0249987A2 (en) | Vertical driving pulse generating circuit | |
| JPH0231553B2 (en, 2012) | ||
| SU1107314A1 (ru) | Устройство синхронизации | |
| JP2596163B2 (ja) | フィールド識別装置 | |
| SU843301A1 (ru) | Устройство формировани сигнала кадровойСиНХРОНизАции | |
| JPH0563528A (ja) | 波形歪補正装置 | |
| JPS581387A (ja) | サンプリングクロツク再生回路 | |
| JP3253451B2 (ja) | コンポジット同期信号の遅延回路 | |
| JPH06104887A (ja) | 位相同期回路の入力クロック瞬断時の位相変動抑止方法 |