JPH0158700B2 - - Google Patents

Info

Publication number
JPH0158700B2
JPH0158700B2 JP11971581A JP11971581A JPH0158700B2 JP H0158700 B2 JPH0158700 B2 JP H0158700B2 JP 11971581 A JP11971581 A JP 11971581A JP 11971581 A JP11971581 A JP 11971581A JP H0158700 B2 JPH0158700 B2 JP H0158700B2
Authority
JP
Japan
Prior art keywords
synchronization
signal
circuit
staff
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP11971581A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5820045A (ja
Inventor
Tetsuo Murase
Takashi Wakabayashi
Hisanobu Fujimoto
Masahiro Shinbashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP11971581A priority Critical patent/JPS5820045A/ja
Publication of JPS5820045A publication Critical patent/JPS5820045A/ja
Publication of JPH0158700B2 publication Critical patent/JPH0158700B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
JP11971581A 1981-07-30 1981-07-30 スタツフ同期方式 Granted JPS5820045A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11971581A JPS5820045A (ja) 1981-07-30 1981-07-30 スタツフ同期方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11971581A JPS5820045A (ja) 1981-07-30 1981-07-30 スタツフ同期方式

Publications (2)

Publication Number Publication Date
JPS5820045A JPS5820045A (ja) 1983-02-05
JPH0158700B2 true JPH0158700B2 (enrdf_load_stackoverflow) 1989-12-13

Family

ID=14768310

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11971581A Granted JPS5820045A (ja) 1981-07-30 1981-07-30 スタツフ同期方式

Country Status (1)

Country Link
JP (1) JPS5820045A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02150820U (enrdf_load_stackoverflow) * 1989-05-23 1990-12-27
KR100464403B1 (ko) 2001-07-20 2005-01-03 삼성전자주식회사 광디스크 기록/재생 장치의 이상 상태 검출 장치

Also Published As

Publication number Publication date
JPS5820045A (ja) 1983-02-05

Similar Documents

Publication Publication Date Title
EP0565305B1 (en) Transmission of a clock signal over an asynchronous data channel
JPH0642663B2 (ja) ディジタル通信方式の中間中継局
JPH0158700B2 (enrdf_load_stackoverflow)
JPH11266221A (ja) ペイロード相対位置変更要求装置及びそれを含む伝送装置
EP0742653A2 (en) PDH/SDH signal processor with dual mode clock generator
JPH0158699B2 (enrdf_load_stackoverflow)
US4602367A (en) Method and apparatus for framing and demultiplexing multiplexed digital data
JP3123511B2 (ja) 位相制御装置
JPH0117298B2 (enrdf_load_stackoverflow)
JPH0324818B2 (enrdf_load_stackoverflow)
JPS6330822B2 (enrdf_load_stackoverflow)
KR100188228B1 (ko) 이중화된 타이밍 동기시스템의 타이밍 공급회로
KR930007133B1 (ko) 동기식 다중장치의 대기시간지터 감소회로
JP7078272B2 (ja) 送信装置、受信装置、通信システム、送信方法および受信方法
US4490820A (en) Reception system for key telephone system
JP2937783B2 (ja) スタッフ同期方式
JPS6333814B2 (enrdf_load_stackoverflow)
JP2725651B2 (ja) 予備回線監視方式
JPH05268204A (ja) デジタル中継装置
KR0149417B1 (ko) Ds1e회선의 에뮬레이션용 송신단 클럭 복원기
JPH08256181A (ja) バースト通信用自動利得リセット回路
KR0126841B1 (ko) 에스알티에스(srts) 알고리즘을 이용한 항등소스 비트율 서비스의 소스 클럭 복원 회로
JPH07114402B2 (ja) 標本化周波数再生方式
JPH05175950A (ja) フレーム同期方式
JPH01243740A (ja) 多重変換装置