JPH0158696B2 - - Google Patents
Info
- Publication number
- JPH0158696B2 JPH0158696B2 JP54081350A JP8135079A JPH0158696B2 JP H0158696 B2 JPH0158696 B2 JP H0158696B2 JP 54081350 A JP54081350 A JP 54081350A JP 8135079 A JP8135079 A JP 8135079A JP H0158696 B2 JPH0158696 B2 JP H0158696B2
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- circuit
- power supply
- supply voltage
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/018—Coupling arrangements; Interface arrangements using bipolar transistors only
- H03K19/01806—Interface arrangements
- H03K19/01812—Interface arrangements with at least one differential stage
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Manipulation Of Pulses (AREA)
- Electronic Switches (AREA)
- Logic Circuits (AREA)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8135079A JPS566539A (en) | 1979-06-29 | 1979-06-29 | Signal level converting circuit |
US06/157,936 US4366397A (en) | 1979-06-29 | 1980-06-09 | Level conversion circuit |
DE19803024273 DE3024273A1 (de) | 1979-06-29 | 1980-06-27 | Pegelwandlerschaltung |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8135079A JPS566539A (en) | 1979-06-29 | 1979-06-29 | Signal level converting circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS566539A JPS566539A (en) | 1981-01-23 |
JPH0158696B2 true JPH0158696B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1989-12-13 |
Family
ID=13743910
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP8135079A Granted JPS566539A (en) | 1979-06-29 | 1979-06-29 | Signal level converting circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS566539A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4506176A (en) * | 1982-05-26 | 1985-03-19 | Raytheon Company | Comparator circuit |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5369561A (en) * | 1976-12-02 | 1978-06-21 | Fujitsu Ltd | Level converting circuit |
JPS5478654A (en) * | 1977-12-05 | 1979-06-22 | Nec Corp | Current switch type logic circuit |
-
1979
- 1979-06-29 JP JP8135079A patent/JPS566539A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS566539A (en) | 1981-01-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4912347A (en) | CMOS to ECL output buffer | |
US4999519A (en) | Semiconductor circuit with low power consumption having emitter-coupled logic or differential amplifier | |
US6608791B2 (en) | Semiconductor device incorporating internal power supply for compensating for deviation in operating condition and fabrication process conditions | |
JP2869791B2 (ja) | 半導体集積回路装置およびそれを応用した電子装置 | |
JPH0241113B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
US4858191A (en) | Semiconductor integrated circuit | |
US4984207A (en) | Semiconductor memory device | |
US4366397A (en) | Level conversion circuit | |
US5644548A (en) | Dynamic random access memory having bipolar and C-MOS transistor | |
KR950001423B1 (ko) | 비트선 구동기와 메모리 회로 | |
US4290119A (en) | Memory device protected against undesirable supply voltage level | |
US4464735A (en) | Semiconductor memory | |
JPS6331879B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPS5855597B2 (ja) | 双安定半導体メモリセル | |
JP3389291B2 (ja) | 高速電流感知増幅器 | |
JPH0158696B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
US4456979A (en) | Static semiconductor memory device | |
JPH0777075B2 (ja) | デコーダ−ドライバ回路 | |
JP3313383B2 (ja) | 読み出し専用記憶装置 | |
US3934157A (en) | TTL circuit | |
JPS5831619A (ja) | 駆動器 | |
KR0140141B1 (ko) | 고속 동작의 차동 증폭기를 갖춘 반도체 장치 | |
EP0149403A2 (en) | Sense amplifier for static MOS memory | |
EP0638905A2 (en) | Semiconductor memory integrated circuit | |
JPH0225294B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |