JPH0154735B2 - - Google Patents
Info
- Publication number
- JPH0154735B2 JPH0154735B2 JP55020548A JP2054880A JPH0154735B2 JP H0154735 B2 JPH0154735 B2 JP H0154735B2 JP 55020548 A JP55020548 A JP 55020548A JP 2054880 A JP2054880 A JP 2054880A JP H0154735 B2 JPH0154735 B2 JP H0154735B2
- Authority
- JP
- Japan
- Prior art keywords
- interrupt
- register
- bit
- control
- status
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000002093 peripheral effect Effects 0.000 claims description 20
- 238000000034 method Methods 0.000 claims description 8
- 230000006870 function Effects 0.000 description 9
- 238000007796 conventional method Methods 0.000 description 2
- 230000008676 import Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Microcomputers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2054880A JPS56118128A (en) | 1980-02-22 | 1980-02-22 | Interruption controlling system for peripheral control chip of microcomputer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2054880A JPS56118128A (en) | 1980-02-22 | 1980-02-22 | Interruption controlling system for peripheral control chip of microcomputer |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56118128A JPS56118128A (en) | 1981-09-17 |
JPH0154735B2 true JPH0154735B2 (ko) | 1989-11-21 |
Family
ID=12030197
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2054880A Granted JPS56118128A (en) | 1980-02-22 | 1980-02-22 | Interruption controlling system for peripheral control chip of microcomputer |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56118128A (ko) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA1241761A (en) * | 1985-02-28 | 1988-09-06 | International Business Machines Corporation | Interrupt driven prioritized work queue |
JPS6224329A (ja) * | 1985-07-23 | 1987-02-02 | Mitsubishi Electric Corp | 状態信号検出装置 |
JPS63159938A (ja) * | 1986-12-24 | 1988-07-02 | Mitsubishi Electric Corp | デ−タ処理装置 |
JPS63271654A (ja) * | 1987-04-30 | 1988-11-09 | Yokogawa Medical Syst Ltd | マルチプロセツサシステム |
US5267246A (en) * | 1988-06-30 | 1993-11-30 | International Business Machines Corporation | Apparatus and method for simultaneously presenting error interrupt and error data to a support processor |
-
1980
- 1980-02-22 JP JP2054880A patent/JPS56118128A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS56118128A (en) | 1981-09-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4550368A (en) | High-speed memory and memory management system | |
US5475858A (en) | Real time multiprocessor system having a write only data link connected to one of the ports of the memory of each of the processor nodes | |
US5930484A (en) | Method and system for input/output control in a multiprocessor system utilizing simultaneous variable-width bus access | |
KR100346484B1 (ko) | 판독/기록 일관성을 갖는 버스 사용의 최적화 방법 및 장치 | |
US3938097A (en) | Memory and buffer arrangement for digital computers | |
US5838993A (en) | System for DMA controller sharing control signals in conventional mode and having separate control signals for each number of channels in distributed mode | |
US6078977A (en) | Hierarchical bus structure access system | |
US5901294A (en) | Method and system for bus arbitration in a multiprocessor system utilizing simultaneous variable-width bus access | |
US5913044A (en) | Method and system for simultaneous variable-width bus access in a multiprocessor system | |
US4821169A (en) | Access verification arrangement for digital data processing system which has demand-paged memory with page crossing detection | |
US5249297A (en) | Methods and apparatus for carrying out transactions in a computer system | |
US5287482A (en) | Input/output cache | |
KR0175983B1 (ko) | 데이타 처리 시스템 | |
JPS629456A (ja) | デ−タ転送装置 | |
JPH0154735B2 (ko) | ||
US4964037A (en) | Memory addressing arrangement | |
EP0587370A1 (en) | Method and apparatus for software sharing between multiple controllers | |
JPH0227696B2 (ja) | Johoshorisochi | |
US6742073B1 (en) | Bus controller technique to control N buses | |
JPH0330175B2 (ko) | ||
GB2037466A (en) | Computer with cache memory | |
JPS6113633B2 (ko) | ||
JP2502406B2 (ja) | 記憶制御方式およびデ―タ処理装置 | |
JPS58201157A (ja) | バンクメモリの制御回路 | |
JPH0210448A (ja) | キャッシュメモリシステム |