JPH0151057B2 - - Google Patents
Info
- Publication number
- JPH0151057B2 JPH0151057B2 JP20147283A JP20147283A JPH0151057B2 JP H0151057 B2 JPH0151057 B2 JP H0151057B2 JP 20147283 A JP20147283 A JP 20147283A JP 20147283 A JP20147283 A JP 20147283A JP H0151057 B2 JPH0151057 B2 JP H0151057B2
- Authority
- JP
- Japan
- Prior art keywords
- wiring
- signal
- coupling
- diffusion region
- metal wiring
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP20147283A JPS6092635A (ja) | 1983-10-27 | 1983-10-27 | 半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP20147283A JPS6092635A (ja) | 1983-10-27 | 1983-10-27 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6092635A JPS6092635A (ja) | 1985-05-24 |
| JPH0151057B2 true JPH0151057B2 (en:Method) | 1989-11-01 |
Family
ID=16441643
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP20147283A Granted JPS6092635A (ja) | 1983-10-27 | 1983-10-27 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6092635A (en:Method) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62111450A (ja) * | 1985-11-08 | 1987-05-22 | Matsushita Electronics Corp | 半導体装置 |
-
1983
- 1983-10-27 JP JP20147283A patent/JPS6092635A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6092635A (ja) | 1985-05-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5994766A (en) | Flip chip circuit arrangement with redistribution layer that minimizes crosstalk | |
| KR0169268B1 (ko) | 반도체 집적회로장치 | |
| US4551789A (en) | Multilayer ceramic substrates with several metallization planes | |
| KR940012602A (ko) | 반도체 장치 | |
| JPS6080264A (ja) | 半導体装置 | |
| JPS5854661A (ja) | 多層セラミツク半導体パツケ−ジ | |
| JPH0151057B2 (en:Method) | ||
| JPH03224261A (ja) | 半導体集積回路装置 | |
| JPS6077436A (ja) | 半導体集積回路 | |
| JPS58222546A (ja) | 半導体装置 | |
| JPH08274127A (ja) | 半導体装置 | |
| JPH10326868A (ja) | 半導体装置 | |
| KR100277250B1 (ko) | 반도체 장치 및 그 제조 방법 | |
| JP2778235B2 (ja) | 半導体装置 | |
| JPH0590427A (ja) | 半導体集積回路装置 | |
| JPS60165752A (ja) | 半導体集積回路 | |
| JPH02105532A (ja) | 半導体集積回路装置 | |
| JPH0794660A (ja) | 集積回路素子における電気的ノイズを低減するための方法及び構成 | |
| JPH03155653A (ja) | 半導体集積回路配線構造 | |
| JPH0283953A (ja) | 半導体集積回路 | |
| JPH0430452A (ja) | 半導体集積回路装置 | |
| JP2681425B2 (ja) | 半導体集積回路装置 | |
| JPH0153512B2 (en:Method) | ||
| JPH0194639A (ja) | 半導体装置 | |
| KR200161172Y1 (ko) | 반도체 칩 |