JPH0150937B2 - - Google Patents
Info
- Publication number
- JPH0150937B2 JPH0150937B2 JP6730385A JP6730385A JPH0150937B2 JP H0150937 B2 JPH0150937 B2 JP H0150937B2 JP 6730385 A JP6730385 A JP 6730385A JP 6730385 A JP6730385 A JP 6730385A JP H0150937 B2 JPH0150937 B2 JP H0150937B2
- Authority
- JP
- Japan
- Prior art keywords
- attachment
- address
- register
- data
- shift register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000000034 method Methods 0.000 claims description 6
- 101710163391 ADP-ribosyl cyclase/cyclic ADP-ribose hydrolase Proteins 0.000 description 8
- 238000010586 diagram Methods 0.000 description 6
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6730385A JPS61226863A (ja) | 1985-03-30 | 1985-03-30 | アタツチメント増設方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6730385A JPS61226863A (ja) | 1985-03-30 | 1985-03-30 | アタツチメント増設方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61226863A JPS61226863A (ja) | 1986-10-08 |
| JPH0150937B2 true JPH0150937B2 (enExample) | 1989-11-01 |
Family
ID=13341104
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6730385A Granted JPS61226863A (ja) | 1985-03-30 | 1985-03-30 | アタツチメント増設方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61226863A (enExample) |
-
1985
- 1985-03-30 JP JP6730385A patent/JPS61226863A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61226863A (ja) | 1986-10-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB2171230A (en) | Using 8-bit and 16-bit modules in a 16-bit microprocessor system | |
| JPH0519183B2 (enExample) | ||
| US6401152B1 (en) | Method and apparatus for automatically adjusting electrical device address identifications and data routing for a group of electrical devices | |
| JPH0150937B2 (enExample) | ||
| JPS6111873A (ja) | 16ビツトマイクロプロセツサによる8ビツトおよび16ビツトの各周辺装置へのアクセス方法 | |
| US7415558B2 (en) | Communication steering for use in a multi-master shared resource system | |
| JP2545936B2 (ja) | バスインターフェースユニット | |
| JPS5932029A (ja) | 交換可能インタフエ−ス回路構成 | |
| JPS6162961A (ja) | 入出力機器 | |
| JPH0715670B2 (ja) | デ−タ処理装置 | |
| JPS61184655A (ja) | デ−タ転送方式 | |
| JPH0562786B2 (enExample) | ||
| JPS60126761A (ja) | マルチアドレス・メモリシステム | |
| JPS5888890A (ja) | 情報処理装置 | |
| JPH05128063A (ja) | データのシリアル転送方式 | |
| JPH06259369A (ja) | 情報処理装置 | |
| JPH0150938B2 (enExample) | ||
| JPS60124765A (ja) | デ−タ転送方式 | |
| JPS6138512B2 (enExample) | ||
| JPS61852A (ja) | デ−タ送出方式 | |
| JPH03137755A (ja) | Fifoバッファの書込み制御方式 | |
| JPS63244255A (ja) | マルチプロセツサシステム | |
| JPS5856891B2 (ja) | 情報処理システム | |
| JPS62276655A (ja) | Dma転送方式 | |
| JPS63100554A (ja) | メモリ制御装置 |