JPS6138512B2 - - Google Patents
Info
- Publication number
- JPS6138512B2 JPS6138512B2 JP10013381A JP10013381A JPS6138512B2 JP S6138512 B2 JPS6138512 B2 JP S6138512B2 JP 10013381 A JP10013381 A JP 10013381A JP 10013381 A JP10013381 A JP 10013381A JP S6138512 B2 JPS6138512 B2 JP S6138512B2
- Authority
- JP
- Japan
- Prior art keywords
- control signal
- write
- bus
- circuit
- align circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8053—Vector processors
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Complex Calculations (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10013381A JPS582974A (ja) | 1981-06-27 | 1981-06-27 | ベクトル・デ−タ処理装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10013381A JPS582974A (ja) | 1981-06-27 | 1981-06-27 | ベクトル・デ−タ処理装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS582974A JPS582974A (ja) | 1983-01-08 |
| JPS6138512B2 true JPS6138512B2 (enExample) | 1986-08-29 |
Family
ID=14265809
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10013381A Granted JPS582974A (ja) | 1981-06-27 | 1981-06-27 | ベクトル・デ−タ処理装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS582974A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04148819A (ja) * | 1990-10-12 | 1992-05-21 | Sumitomo Metal Ind Ltd | ロールプロフィール測定方法およびその装置 |
-
1981
- 1981-06-27 JP JP10013381A patent/JPS582974A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04148819A (ja) * | 1990-10-12 | 1992-05-21 | Sumitomo Metal Ind Ltd | ロールプロフィール測定方法およびその装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS582974A (ja) | 1983-01-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2633331B2 (ja) | マイクロプロセッサ | |
| JPS6259822B2 (enExample) | ||
| US5274795A (en) | Peripheral I/O bus and programmable bus interface for computer data acquisition | |
| JPH0238975B2 (enExample) | ||
| JPS618785A (ja) | 記憶装置アクセス制御方式 | |
| JPH033253B2 (enExample) | ||
| US4314332A (en) | Memory control system | |
| JPS6138512B2 (enExample) | ||
| JPH0283736A (ja) | バッファ記憶制御装置のosc検出方式 | |
| EP0439594B1 (en) | Device for interfacing a main processor bus connected to a main processor to a peripheral bus having a number of peripheral devices connected thereto | |
| JPS6226055B2 (enExample) | ||
| JPH08328995A (ja) | Dma転送方式およびdma転送方法 | |
| JP2976443B2 (ja) | システムバスを介してデータをやりとりする情報処理装置 | |
| JP2699482B2 (ja) | データ転送制御装置 | |
| JPH04107666A (ja) | Dma転送方式 | |
| JPH0315217B2 (enExample) | ||
| JPH03100751A (ja) | 入出力処理装置 | |
| JP2821176B2 (ja) | 情報処理装置 | |
| JPS60142450A (ja) | 記憶システム | |
| JPS62212745A (ja) | バツフア記憶を有するデ−タ処理装置 | |
| JPH03228163A (ja) | データ転送装置 | |
| JPS6148054A (ja) | 情報処理装置 | |
| JPH0581124A (ja) | 情報処理装置 | |
| JPH05120211A (ja) | データバス幅制御装置 | |
| JPS6255167B2 (enExample) |