JPH0150036B2 - - Google Patents
Info
- Publication number
- JPH0150036B2 JPH0150036B2 JP59127826A JP12782684A JPH0150036B2 JP H0150036 B2 JPH0150036 B2 JP H0150036B2 JP 59127826 A JP59127826 A JP 59127826A JP 12782684 A JP12782684 A JP 12782684A JP H0150036 B2 JPH0150036 B2 JP H0150036B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- control unit
- control
- read
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59127826A JPS618786A (ja) | 1984-06-21 | 1984-06-21 | メモリ制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59127826A JPS618786A (ja) | 1984-06-21 | 1984-06-21 | メモリ制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS618786A JPS618786A (ja) | 1986-01-16 |
JPH0150036B2 true JPH0150036B2 (enrdf_load_html_response) | 1989-10-26 |
Family
ID=14969623
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59127826A Granted JPS618786A (ja) | 1984-06-21 | 1984-06-21 | メモリ制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS618786A (enrdf_load_html_response) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100580179B1 (ko) | 2003-11-25 | 2006-05-16 | 삼성전자주식회사 | 동시 변경 출력을 감소시키기 위한 방법 및 집적 회로 장치 |
-
1984
- 1984-06-21 JP JP59127826A patent/JPS618786A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS618786A (ja) | 1986-01-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0269106B1 (en) | Semiconductor memory device | |
US4570222A (en) | Information processor having information correcting function | |
JP2735173B2 (ja) | ワンチップメモリデバイス | |
US4609996A (en) | Memory access system for a computer system adapted to accept a memory expansion module | |
US5269012A (en) | Stack memory system including an address buffer for generating a changed address by inverting an address bit | |
JPH0150036B2 (enrdf_load_html_response) | ||
JP2591514B2 (ja) | 1チップメモリデバイス | |
JPS59168983A (ja) | 半導体記憶装置 | |
JPH0458037B2 (enrdf_load_html_response) | ||
JPH0672910B2 (ja) | テストパタ−ンメモリ回路 | |
JPH01171191A (ja) | 演算機能付記憶素子 | |
JP2591515B2 (ja) | 1チップメモリデバイス | |
JPH0676581A (ja) | 同期型スタチックメモリ | |
JPH0381180B2 (enrdf_load_html_response) | ||
JPH0241058B2 (enrdf_load_html_response) | ||
JPH08123402A (ja) | 1チップメモリデバイス | |
JPH03141099A (ja) | メモリ集積回路 | |
JPS62229347A (ja) | 記憶回路アクセス装置 | |
JPH0784860A (ja) | 情報処理システム | |
JPH07168783A (ja) | メモリ構造 | |
JPS6074176A (ja) | 記憶装置アドレス方式 | |
JPH1063572A (ja) | メモリ回路 | |
JPH0782078B2 (ja) | Lsiテスタのフオ−マツトコントロ−ラ | |
JPH08123716A (ja) | メモリシステム | |
JPS6325885A (ja) | メモリアクセス方式 |