JPH0149981B2 - - Google Patents

Info

Publication number
JPH0149981B2
JPH0149981B2 JP22324484A JP22324484A JPH0149981B2 JP H0149981 B2 JPH0149981 B2 JP H0149981B2 JP 22324484 A JP22324484 A JP 22324484A JP 22324484 A JP22324484 A JP 22324484A JP H0149981 B2 JPH0149981 B2 JP H0149981B2
Authority
JP
Japan
Prior art keywords
processor
interrupt
group
flip
level
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP22324484A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61101867A (ja
Inventor
Noboru Ban
Shigeru Mitsugi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
PFU Ltd
Original Assignee
PFU Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by PFU Ltd filed Critical PFU Ltd
Priority to JP22324484A priority Critical patent/JPS61101867A/ja
Publication of JPS61101867A publication Critical patent/JPS61101867A/ja
Publication of JPH0149981B2 publication Critical patent/JPH0149981B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP22324484A 1984-10-24 1984-10-24 二重化プロセツサにおける割込み制御方式 Granted JPS61101867A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP22324484A JPS61101867A (ja) 1984-10-24 1984-10-24 二重化プロセツサにおける割込み制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP22324484A JPS61101867A (ja) 1984-10-24 1984-10-24 二重化プロセツサにおける割込み制御方式

Publications (2)

Publication Number Publication Date
JPS61101867A JPS61101867A (ja) 1986-05-20
JPH0149981B2 true JPH0149981B2 (enrdf_load_html_response) 1989-10-26

Family

ID=16795052

Family Applications (1)

Application Number Title Priority Date Filing Date
JP22324484A Granted JPS61101867A (ja) 1984-10-24 1984-10-24 二重化プロセツサにおける割込み制御方式

Country Status (1)

Country Link
JP (1) JPS61101867A (enrdf_load_html_response)

Also Published As

Publication number Publication date
JPS61101867A (ja) 1986-05-20

Similar Documents

Publication Publication Date Title
US4245301A (en) Information processing system
JPS6115263A (ja) 処理装置間指令転送制御方式
JPH0149981B2 (enrdf_load_html_response)
EP0265366B1 (en) An independent backup mode transfer method and mechanism for digital control computers
JP2626127B2 (ja) 予備系ルート試験方式
JPH0219494B2 (enrdf_load_html_response)
JPS599928B2 (ja) チヤネル制御方式
JPH0149984B2 (enrdf_load_html_response)
JPS61128302A (ja) プログラマブル・コントロ−ラ
JPS61101868A (ja) 二重化プロセツサにおける相互割込みマスク制御方式
JPS6149260A (ja) チヤネル処理装置
JPH05233576A (ja) 二重システム
JP3012402B2 (ja) 情報処理システム
JP3087481B2 (ja) イン・サーキット・エミュレータ
JPS6022383B2 (ja) 入出力制御装置
JPH0496832A (ja) 障害情報収集装置
JPS5938607B2 (ja) 診断拡張装置
JPS6228841A (ja) 入出力処理装置
JPS6125179B2 (enrdf_load_html_response)
JPH03288205A (ja) プログラマブルコントローラシステム
JPS6326744A (ja) マイクロプロセツサにおけるメモリバンク切り換え回路
KR20000015295A (ko) 교환시스템의 프로세서간 통신 이중화 장치
JPS63829B2 (enrdf_load_html_response)
JPS6063662A (ja) マルチプロセツサシステム
JPH0239817B2 (ja) Warikomiseigyohoshiki