JPH0148564B2 - - Google Patents

Info

Publication number
JPH0148564B2
JPH0148564B2 JP58029159A JP2915983A JPH0148564B2 JP H0148564 B2 JPH0148564 B2 JP H0148564B2 JP 58029159 A JP58029159 A JP 58029159A JP 2915983 A JP2915983 A JP 2915983A JP H0148564 B2 JPH0148564 B2 JP H0148564B2
Authority
JP
Japan
Prior art keywords
instruction
debug
interrupt
program
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58029159A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59154553A (ja
Inventor
Kazuo Tajiri
Kazuyuki Yamaguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP58029159A priority Critical patent/JPS59154553A/ja
Publication of JPS59154553A publication Critical patent/JPS59154553A/ja
Publication of JPH0148564B2 publication Critical patent/JPH0148564B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/36Prevention of errors by analysis, debugging or testing of software

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
JP58029159A 1983-02-23 1983-02-23 デバグ割込み方式 Granted JPS59154553A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58029159A JPS59154553A (ja) 1983-02-23 1983-02-23 デバグ割込み方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58029159A JPS59154553A (ja) 1983-02-23 1983-02-23 デバグ割込み方式

Publications (2)

Publication Number Publication Date
JPS59154553A JPS59154553A (ja) 1984-09-03
JPH0148564B2 true JPH0148564B2 (enrdf_load_stackoverflow) 1989-10-19

Family

ID=12268478

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58029159A Granted JPS59154553A (ja) 1983-02-23 1983-02-23 デバグ割込み方式

Country Status (1)

Country Link
JP (1) JPS59154553A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS59154553A (ja) 1984-09-03

Similar Documents

Publication Publication Date Title
EP0537309B1 (en) System and method for preserving source instruction atomicity in translated program code
US6308318B2 (en) Method and apparatus for handling asynchronous exceptions in a dynamic translation system
US5404466A (en) Apparatus and method to set and reset a pipeline instruction execution control unit for sequential execution of an instruction interval
US7240334B1 (en) Methods, systems, and computer program products for deferred computer program tracing
JPH0810437B2 (ja) 仮想計算機システムのゲスト実行制御方式
JP2922723B2 (ja) 情報処理装置
JPH0148564B2 (enrdf_load_stackoverflow)
JP3183228B2 (ja) プログラムデバッグ装置およびデバッグ方法
JPS60124746A (ja) デ−タ処理装置
JP2562838B2 (ja) プロセッサ及びストアバッファ制御方法
JPH08320813A (ja) プログラムシミュレータ装置及びプログラムデバッグ方法
JP3130798B2 (ja) バス転送装置
JPH02181236A (ja) デバッグ装置
JPH05108404A (ja) デバツガシステム
JPS63178343A (ja) 中断点の設定方式
JP2686801B2 (ja) マイクロコンピュータのプログラム開発ツール
JPS63228237A (ja) プログラムデバツグ方式
JPH0232651B2 (enrdf_load_stackoverflow)
JPS59202548A (ja) デバツグ装置
JPH0259829A (ja) マイクロコンピュータ
JP2002014844A (ja) デバッグ方法及び記録媒体
JPS6231434A (ja) 命令アドレス制御方式
JPH04186442A (ja) ブレークポイント設定方式
JPH0772874B2 (ja) 割込み受取り装置
JPS63282528A (ja) 中央処理装置実行命令の検出方式