JPH0147811B2 - - Google Patents

Info

Publication number
JPH0147811B2
JPH0147811B2 JP56135278A JP13527881A JPH0147811B2 JP H0147811 B2 JPH0147811 B2 JP H0147811B2 JP 56135278 A JP56135278 A JP 56135278A JP 13527881 A JP13527881 A JP 13527881A JP H0147811 B2 JPH0147811 B2 JP H0147811B2
Authority
JP
Japan
Prior art keywords
program
model
instruction
microcomputer
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56135278A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5835647A (ja
Inventor
Kazuhide Kawada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP56135278A priority Critical patent/JPS5835647A/ja
Publication of JPS5835647A publication Critical patent/JPS5835647A/ja
Publication of JPH0147811B2 publication Critical patent/JPH0147811B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751—Error or fault detection not based on redundancy
    • G06F11/0763—Error or fault detection not based on redundancy by bit configuration check, e.g. of formats or tags

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Debugging And Monitoring (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP56135278A 1981-08-27 1981-08-27 マイクロコンピユ−タの評価装置 Granted JPS5835647A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56135278A JPS5835647A (ja) 1981-08-27 1981-08-27 マイクロコンピユ−タの評価装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56135278A JPS5835647A (ja) 1981-08-27 1981-08-27 マイクロコンピユ−タの評価装置

Publications (2)

Publication Number Publication Date
JPS5835647A JPS5835647A (ja) 1983-03-02
JPH0147811B2 true JPH0147811B2 (enExample) 1989-10-17

Family

ID=15147965

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56135278A Granted JPS5835647A (ja) 1981-08-27 1981-08-27 マイクロコンピユ−タの評価装置

Country Status (1)

Country Link
JP (1) JPS5835647A (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60187963U (ja) * 1984-05-22 1985-12-12 日本電気株式会社 エミユレ−シヨン装置
JPH0547563Y2 (enExample) * 1986-07-19 1993-12-15
JP2803090B2 (ja) * 1988-06-06 1998-09-24 富士ゼロックス株式会社 Ｍｐｕシミュレーション方法及びｍｐｕシミュレータ

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS553093A (en) * 1978-06-23 1980-01-10 Nec Corp Integrated circuit for development of computer

Also Published As

Publication number Publication date
JPS5835647A (ja) 1983-03-02

Similar Documents

Publication Publication Date Title
US6085318A (en) Computer system capable of booting from CD-ROM and tape
US5175831A (en) System register initialization technique employing a non-volatile/read only memory
US4024504A (en) Firmware loader for load time binding
JPH0447856B2 (enExample)
WO1982001429A1 (en) Stack for a data processor
EP0098172B1 (en) Register control processing system
JPS6020772B2 (ja) コンピユ−タにおけるプログラム書込装置
AU714669B2 (en) Peripheral device control
JPS5835647A (ja) マイクロコンピユ−タの評価装置
CN114880269A (zh) 板卡id配置与识别方法、微控制器及控制系统
JP2002541582A (ja) エミュレータシステム内のユーザメモリを更新する方法およびシステム
JPS5835287B2 (ja) 計算装置
JPS5942332B2 (ja) プログラムロ−ド方式
JPH06103106A (ja) プログラムデバッグ装置
JP2643803B2 (ja) マイクロコンピュータ
CN120196378A (zh) 一种soc启动控制器及其控制方法
JPS645342B2 (enExample)
KR970029037A (ko) 트레이스기능을 구비한 에뮬레이터시스템과 그 트레이스방법
JPH0679278B2 (ja) マイクロコンピュ−タ開発装置
JPS5923351A (ja) 複写装置の制御装置
JPS5814399A (ja) メモリ用アドレスバツフアの故障診断方法
JPS6115256A (ja) 入出力制御装置
JPS642977B2 (enExample)
JPS5852261B2 (ja) プログラム処理方式
JPS5960657A (ja) 実行パス解析装置