JPH0147063B2 - - Google Patents

Info

Publication number
JPH0147063B2
JPH0147063B2 JP58080352A JP8035283A JPH0147063B2 JP H0147063 B2 JPH0147063 B2 JP H0147063B2 JP 58080352 A JP58080352 A JP 58080352A JP 8035283 A JP8035283 A JP 8035283A JP H0147063 B2 JPH0147063 B2 JP H0147063B2
Authority
JP
Japan
Prior art keywords
decoder
clock
correction
phase
flip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58080352A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59205844A (ja
Inventor
Junichi Asada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP58080352A priority Critical patent/JPS59205844A/ja
Publication of JPS59205844A publication Critical patent/JPS59205844A/ja
Publication of JPH0147063B2 publication Critical patent/JPH0147063B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP58080352A 1983-05-09 1983-05-09 デジタル位相同期回路 Granted JPS59205844A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58080352A JPS59205844A (ja) 1983-05-09 1983-05-09 デジタル位相同期回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58080352A JPS59205844A (ja) 1983-05-09 1983-05-09 デジタル位相同期回路

Publications (2)

Publication Number Publication Date
JPS59205844A JPS59205844A (ja) 1984-11-21
JPH0147063B2 true JPH0147063B2 (cs) 1989-10-12

Family

ID=13715855

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58080352A Granted JPS59205844A (ja) 1983-05-09 1983-05-09 デジタル位相同期回路

Country Status (1)

Country Link
JP (1) JPS59205844A (cs)

Also Published As

Publication number Publication date
JPS59205844A (ja) 1984-11-21

Similar Documents

Publication Publication Date Title
US5408200A (en) Intelligent phase detector
JPH0227834A (ja) 位相整合回路
US6351165B1 (en) Digital jitter attenuator using an accumulated count of phase differences
CA1294334C (en) Digital data separator
US5550878A (en) Phase comparator
JP2597239B2 (ja) ディジタル位相同期ループ及び該ディジタル位相同期ループを具える受信機及びその制御方法
US4628519A (en) Digital phase-locked loop circuit
JPH01144738A (ja) ウインドウ法同期保護回路
JPH0142537B2 (cs)
JPS5923983A (ja) サンプリングパルス発生回路
KR100467322B1 (ko) 버스트 모드 클럭신호 재생장치 및 방법
JPS61127243A (ja) ビツト位相同期回路
KR910000624B1 (ko) 비트 동기 회로 및 방법
JPH0147063B2 (cs)
US4327442A (en) Clock recovery device
JP3122563B2 (ja) 位相同期回路
US20040008732A1 (en) Frame boundary discriminator
JPH07326963A (ja) デジタルｐｌｌ回路
JP2636349B2 (ja) 位相制御回路
JPH1070525A (ja) タイミング再生回路
JPH0429256B2 (cs)
JPH0983354A (ja) Ｄｐｌｌ回路
JPH07321616A (ja) ノイズ除去回路
JP2982138B2 (ja) ビット位相同期回路
JPH0421212A (ja) ディジタル位相同期回路