JPH0145092B2 - - Google Patents

Info

Publication number
JPH0145092B2
JPH0145092B2 JP26790384A JP26790384A JPH0145092B2 JP H0145092 B2 JPH0145092 B2 JP H0145092B2 JP 26790384 A JP26790384 A JP 26790384A JP 26790384 A JP26790384 A JP 26790384A JP H0145092 B2 JPH0145092 B2 JP H0145092B2
Authority
JP
Japan
Prior art keywords
port
access
ports
requests
request
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP26790384A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61165169A (ja
Inventor
Takashi Chiba
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP26790384A priority Critical patent/JPS61165169A/ja
Publication of JPS61165169A publication Critical patent/JPS61165169A/ja
Publication of JPH0145092B2 publication Critical patent/JPH0145092B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
JP26790384A 1984-12-19 1984-12-19 アクセス優先順位制御方式 Granted JPS61165169A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP26790384A JPS61165169A (ja) 1984-12-19 1984-12-19 アクセス優先順位制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP26790384A JPS61165169A (ja) 1984-12-19 1984-12-19 アクセス優先順位制御方式

Publications (2)

Publication Number Publication Date
JPS61165169A JPS61165169A (ja) 1986-07-25
JPH0145092B2 true JPH0145092B2 (enrdf_load_html_response) 1989-10-02

Family

ID=17451219

Family Applications (1)

Application Number Title Priority Date Filing Date
JP26790384A Granted JPS61165169A (ja) 1984-12-19 1984-12-19 アクセス優先順位制御方式

Country Status (1)

Country Link
JP (1) JPS61165169A (enrdf_load_html_response)

Also Published As

Publication number Publication date
JPS61165169A (ja) 1986-07-25

Similar Documents

Publication Publication Date Title
US4451881A (en) Data processing system bus for multiple independent users
US4475155A (en) I/O Adapter with direct memory access to I/O control information
JPS5818728A (ja) デ−タ通信実行方法
EP0071782B1 (en) Multi subchannel adapter with a single status/address register
CN1048459A (zh) 数字数据处理系统高速缓冲存储器内容的失效标记
US4488220A (en) Circuit arrangement for inputting control signals into a microcomputer system
EP0347929A2 (en) Parallel processor
EP0437160B1 (en) Main storage memory cards having single bit set and reset functions
US4800490A (en) Buffer storage control system having a priority circuit
EP0309676B1 (en) Workstation controller with full screen write mode and partial screen write mode
JPH08235092A (ja) データ転送制御装置
US6282144B1 (en) Multi-ported memory with asynchronous and synchronous protocol
US4802125A (en) Memory access control apparatus
JPH0145092B2 (enrdf_load_html_response)
JPS6191740A (ja) メモリ・アクセス制御方式
JP2731761B2 (ja) ネットワーク制御装置
EP0522728A1 (en) Method for efficient access of data stored in a nexus table
EP0376003A2 (en) Multiprocessing system with interprocessor communications facility
JPH0528856B2 (enrdf_load_html_response)
JP2000040057A (ja) 計算機システム、バッファ制御装置及び転送方法
JPS59225426A (ja) 入出力制御装置
US6480945B2 (en) Method and apparatus for controlling memory access by a plurality of devices
JP2505021B2 (ja) 主記憶制御装置
JPS6055459A (ja) プロツクデ−タ転送記憶制御方法
JPS61165145A (ja) アクセス要求取消制御方式

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees