JPS61165169A - アクセス優先順位制御方式 - Google Patents

アクセス優先順位制御方式

Info

Publication number
JPS61165169A
JPS61165169A JP26790384A JP26790384A JPS61165169A JP S61165169 A JPS61165169 A JP S61165169A JP 26790384 A JP26790384 A JP 26790384A JP 26790384 A JP26790384 A JP 26790384A JP S61165169 A JPS61165169 A JP S61165169A
Authority
JP
Japan
Prior art keywords
access
port
boats
requests
boat
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP26790384A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0145092B2 (enrdf_load_html_response
Inventor
Takashi Chiba
隆 千葉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP26790384A priority Critical patent/JPS61165169A/ja
Publication of JPS61165169A publication Critical patent/JPS61165169A/ja
Publication of JPH0145092B2 publication Critical patent/JPH0145092B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
JP26790384A 1984-12-19 1984-12-19 アクセス優先順位制御方式 Granted JPS61165169A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP26790384A JPS61165169A (ja) 1984-12-19 1984-12-19 アクセス優先順位制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP26790384A JPS61165169A (ja) 1984-12-19 1984-12-19 アクセス優先順位制御方式

Publications (2)

Publication Number Publication Date
JPS61165169A true JPS61165169A (ja) 1986-07-25
JPH0145092B2 JPH0145092B2 (enrdf_load_html_response) 1989-10-02

Family

ID=17451219

Family Applications (1)

Application Number Title Priority Date Filing Date
JP26790384A Granted JPS61165169A (ja) 1984-12-19 1984-12-19 アクセス優先順位制御方式

Country Status (1)

Country Link
JP (1) JPS61165169A (enrdf_load_html_response)

Also Published As

Publication number Publication date
JPH0145092B2 (enrdf_load_html_response) 1989-10-02

Similar Documents

Publication Publication Date Title
US4451881A (en) Data processing system bus for multiple independent users
US4672536A (en) Arbitration method and device for allocating a shared resource in a data processing system
US4542455A (en) Signal-processing multiprocessor system
US5140682A (en) Storage control apparatus
US4470111A (en) Priority interrupt controller
EP0550147A1 (en) Method and apparatus for arbitration based on the availability of resources
US5210828A (en) Multiprocessing system with interprocessor communications facility
US4488220A (en) Circuit arrangement for inputting control signals into a microcomputer system
US5388230A (en) Parallel processor having multi-processing units either connected or bypassed in either series or parallel by the use of bus switching
US3546680A (en) Parallel storage control system
US3354430A (en) Memory control matrix
US4800490A (en) Buffer storage control system having a priority circuit
EP0081358B1 (en) Data processing system providing improved data transfer between modules
JPS61165169A (ja) アクセス優先順位制御方式
EP0283230B1 (en) A register circuit
US6269418B1 (en) Priority-based shared bus request signal mediating circuit
EP0269370B1 (en) Memory access controller
EP0141753A2 (en) Adjustable buffer for data communications in data processing system
US4803655A (en) Data processing system employing a plurality of rapidly switchable pages for providing data transfer between modules
EP0376003A2 (en) Multiprocessing system with interprocessor communications facility
JPS6191740A (ja) メモリ・アクセス制御方式
JPH0962633A (ja) ネットワーク制御装置
JP2505021B2 (ja) 主記憶制御装置
JPS59225426A (ja) 入出力制御装置
JPS59226925A (ja) バツフア制御装置

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees