JPH0142007B2 - - Google Patents
Info
- Publication number
- JPH0142007B2 JPH0142007B2 JP5347983A JP5347983A JPH0142007B2 JP H0142007 B2 JPH0142007 B2 JP H0142007B2 JP 5347983 A JP5347983 A JP 5347983A JP 5347983 A JP5347983 A JP 5347983A JP H0142007 B2 JPH0142007 B2 JP H0142007B2
- Authority
- JP
- Japan
- Prior art keywords
- storage device
- ratio
- bits
- output signal
- threshold
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/02—Comparing digital values
- G06F7/026—Magnitude comparison, i.e. determining the relative order of operands based on their numerical value, e.g. window comparator
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Mathematical Analysis (AREA)
- Pure & Applied Mathematics (AREA)
- Mathematical Optimization (AREA)
- General Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Error Detection And Correction (AREA)
- Sub-Exchange Stations And Push- Button Telephones (AREA)
- Financial Or Insurance-Related Operations Such As Payment And Settlement (AREA)
- Auxiliary Devices For Music (AREA)
- Read Only Memory (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US36492382A | 1982-04-02 | 1982-04-02 | |
US364923 | 1982-04-02 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58184650A JPS58184650A (ja) | 1983-10-28 |
JPH0142007B2 true JPH0142007B2 (enrdf_load_stackoverflow) | 1989-09-08 |
Family
ID=23436702
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5347983A Granted JPS58184650A (ja) | 1982-04-02 | 1983-03-29 | デジタル信号用比率比較装置および2進数の比率の比較判定方法 |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0091214B1 (enrdf_load_stackoverflow) |
JP (1) | JPS58184650A (enrdf_load_stackoverflow) |
DE (1) | DE3377086D1 (enrdf_load_stackoverflow) |
NO (1) | NO165169C (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1262866A1 (en) * | 2001-06-01 | 2002-12-04 | STMicroelectronics Limited | A method and circuitry for determining the validity of information |
FR2965946B1 (fr) * | 2010-10-07 | 2012-12-14 | Commissariat Energie Atomique | Systeme d'ordonnancement de l'execution de taches cadence par un temps logique vectoriel |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3219982A (en) * | 1961-11-14 | 1965-11-23 | Ibm | High order mark system |
FR2140321B1 (enrdf_load_stackoverflow) * | 1971-06-10 | 1974-03-22 | Dassault Electronique | |
US3917935A (en) * | 1974-12-23 | 1975-11-04 | United Technologies Corp | Reduction of look-up table capacity |
US4313174A (en) * | 1980-03-17 | 1982-01-26 | Rockwell International Corporation | ROM-Based parallel digital arithmetic device |
-
1983
- 1983-03-10 EP EP19830301339 patent/EP0091214B1/en not_active Expired
- 1983-03-10 DE DE8383301339T patent/DE3377086D1/de not_active Expired
- 1983-03-29 JP JP5347983A patent/JPS58184650A/ja active Granted
- 1983-03-29 NO NO831142A patent/NO165169C/no unknown
Also Published As
Publication number | Publication date |
---|---|
NO831142L (no) | 1983-10-03 |
NO165169B (no) | 1990-09-24 |
EP0091214B1 (en) | 1988-06-15 |
DE3377086D1 (en) | 1988-07-21 |
EP0091214A2 (en) | 1983-10-12 |
NO165169C (no) | 1991-01-09 |
EP0091214A3 (en) | 1985-04-17 |
JPS58184650A (ja) | 1983-10-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0034188B1 (en) | Error correction system | |
EP0381405B1 (en) | Semiconductor memory device having mask rom structure | |
CA1286420C (en) | Fifo buffer controller | |
US6112268A (en) | System for indicating status of a buffer based on a write address of the buffer and generating an abort signal before buffer overflows | |
JPH0142007B2 (enrdf_load_stackoverflow) | ||
US5748555A (en) | Memory address preview control circuit | |
US4584556A (en) | Ratio comparator for digital signals | |
JPH06138992A (ja) | コンピュータゲーム・システム用インタフエイス装置 | |
US4879715A (en) | Terminal equipment identifier controlling circuit | |
US4246569A (en) | Digital recognition circuits | |
US4747106A (en) | Parity checker circuit | |
US5867431A (en) | Memory device and method of controlling the same | |
JPH04419Y2 (enrdf_load_stackoverflow) | ||
US5307061A (en) | Absolute value circuit | |
JPS6348119B2 (enrdf_load_stackoverflow) | ||
JPS6180341A (ja) | スタテツク・ランダム・アクセス・メモリ装置 | |
JPH02234517A (ja) | 伝送中にデイジタル減衰および/または符号変換の実施される、パリテイチエツク可能な2進符号語の処理法 | |
KR940004431B1 (ko) | 4비트 2진 데이타의 중간값 결정회로 | |
JPS59218549A (ja) | デイジタルリミツタ | |
JPH0520176A (ja) | 半導体記憶装置 | |
JPH0378337A (ja) | 符号誤り計数回路 | |
KR0168973B1 (ko) | 어드레스를 자동 증가시켜 롬을 억세스하는 방법 및 그장치 | |
JP3598885B2 (ja) | 誤り訂正機能付きeprom | |
JPH0561777A (ja) | 記憶制御回路 | |
JPH05346888A (ja) | メモリモジュール及びそれを用いたメモリアクセスシステム |