JPH0136126B2 - - Google Patents

Info

Publication number
JPH0136126B2
JPH0136126B2 JP56185733A JP18573381A JPH0136126B2 JP H0136126 B2 JPH0136126 B2 JP H0136126B2 JP 56185733 A JP56185733 A JP 56185733A JP 18573381 A JP18573381 A JP 18573381A JP H0136126 B2 JPH0136126 B2 JP H0136126B2
Authority
JP
Japan
Prior art keywords
interrupt
input
processing
program
flip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56185733A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5886645A (ja
Inventor
Hisashi Nishimoto
Masanobu Tsuji
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
PFU Ltd
Original Assignee
PFU Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by PFU Ltd filed Critical PFU Ltd
Priority to JP18573381A priority Critical patent/JPS5886645A/ja
Publication of JPS5886645A publication Critical patent/JPS5886645A/ja
Publication of JPH0136126B2 publication Critical patent/JPH0136126B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
JP18573381A 1981-11-18 1981-11-18 入出力制御方式 Granted JPS5886645A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18573381A JPS5886645A (ja) 1981-11-18 1981-11-18 入出力制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18573381A JPS5886645A (ja) 1981-11-18 1981-11-18 入出力制御方式

Publications (2)

Publication Number Publication Date
JPS5886645A JPS5886645A (ja) 1983-05-24
JPH0136126B2 true JPH0136126B2 (cg-RX-API-DMAC10.html) 1989-07-28

Family

ID=16175903

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18573381A Granted JPS5886645A (ja) 1981-11-18 1981-11-18 入出力制御方式

Country Status (1)

Country Link
JP (1) JPS5886645A (cg-RX-API-DMAC10.html)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3984820A (en) * 1975-06-30 1976-10-05 Honeywell Information Systems, Inc. Apparatus for changing the interrupt level of a process executing in a data processing system
JPS533137A (en) * 1976-06-30 1978-01-12 Toshiba Corp Interruption control system
JPS56129931A (en) * 1980-03-17 1981-10-12 Fujitsu Ltd Interruption controlling system

Also Published As

Publication number Publication date
JPS5886645A (ja) 1983-05-24

Similar Documents

Publication Publication Date Title
US4972368A (en) Intelligent serial I/O subsystem
JPS646488B2 (cg-RX-API-DMAC10.html)
GB1588929A (en) Priority vectored interrupt using direct memory access
US5905912A (en) System for implementing peripheral device bus mastering in a computer using a list processor for asserting and receiving control signals external to the DMA controller
JPH0136126B2 (cg-RX-API-DMAC10.html)
JP2591211B2 (ja) 高速割込み処理装置
Feinroth et al. Telecommunications using a front-end minicomputer
JP2781999B2 (ja) マルチプロセツサシステムにおける共通データチヤネル装置起動方式
JPS6148741B2 (cg-RX-API-DMAC10.html)
JP2872042B2 (ja) 共有メモリアクセス方式
JP2944093B2 (ja) マルチプロセッサ形情報処理装置
JPH0374752A (ja) ダイレクトメモリアクセス再開方式
JPS6252900B2 (cg-RX-API-DMAC10.html)
JPS5850381B2 (ja) ステツプコントロ−ル方式
JPS6335141B2 (cg-RX-API-DMAC10.html)
JPH0317137B2 (cg-RX-API-DMAC10.html)
JPS6350903B2 (cg-RX-API-DMAC10.html)
JPH10326266A (ja) マイクロコンピュータ
JPH0424733B2 (cg-RX-API-DMAC10.html)
JPS61121153A (ja) プロセツサ間通信制御方式
JPH04162135A (ja) データ処理装置
JPS6022383B2 (ja) 入出力制御装置
JPH01312655A (ja) 入出力起動制御方式
JPS6382536A (ja) チヤネル装置
JPS6163462A (ja) プリンタにおける多重割込処理方法