JPH0131819B2 - - Google Patents

Info

Publication number
JPH0131819B2
JPH0131819B2 JP58057529A JP5752983A JPH0131819B2 JP H0131819 B2 JPH0131819 B2 JP H0131819B2 JP 58057529 A JP58057529 A JP 58057529A JP 5752983 A JP5752983 A JP 5752983A JP H0131819 B2 JPH0131819 B2 JP H0131819B2
Authority
JP
Japan
Prior art keywords
output
value
sampler
phase
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58057529A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59183560A (ja
Inventor
Junji Namiki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP58057529A priority Critical patent/JPS59183560A/ja
Publication of JPS59183560A publication Critical patent/JPS59183560A/ja
Publication of JPH0131819B2 publication Critical patent/JPH0131819B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP58057529A 1983-04-01 1983-04-01 クロツク位相制御回路 Granted JPS59183560A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58057529A JPS59183560A (ja) 1983-04-01 1983-04-01 クロツク位相制御回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58057529A JPS59183560A (ja) 1983-04-01 1983-04-01 クロツク位相制御回路

Publications (2)

Publication Number Publication Date
JPS59183560A JPS59183560A (ja) 1984-10-18
JPH0131819B2 true JPH0131819B2 (cg-RX-API-DMAC10.html) 1989-06-28

Family

ID=13058266

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58057529A Granted JPS59183560A (ja) 1983-04-01 1983-04-01 クロツク位相制御回路

Country Status (1)

Country Link
JP (1) JPS59183560A (cg-RX-API-DMAC10.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61210737A (ja) * 1985-03-14 1986-09-18 Nec Corp クロツク制御回路

Also Published As

Publication number Publication date
JPS59183560A (ja) 1984-10-18

Similar Documents

Publication Publication Date Title
US4538280A (en) Coherent spread spectrum pseudonoise tracking loop
US4262360A (en) Method and device for detecting a pseudo-random sequence of carrier phase changes of 0° and 180° in a data receiver
US5379323A (en) DQPSK delay detection circuit
KR101096635B1 (ko) 주파수 오프셋 에러 보상 장치 및 이를 포함하는 수신기
JPH0369238A (ja) 復調データ識別判定装置
US5255289A (en) Symbol timing recovery circuit
US5694440A (en) Data synchronizer lock detector and method of operation thereof
US5590157A (en) Data terminal comprising a demodulator for a FSK phase-coherent modulated signal
EP0484914B1 (en) Demodulator and method for demodulating digital signals modulated by a minimum shift keying
EP0082575B1 (en) An energy-synchronised demodulator circuit
JPH0131819B2 (cg-RX-API-DMAC10.html)
EP0257301B1 (en) PSK system and modem
JP3489493B2 (ja) シンボル同期装置および周波数ホッピング受信装置
US4760344A (en) Phase shift keying signal demodulation method and apparatus
JP3147147B2 (ja) 搬送波再生回路、周波数誤差検出方法および多値直交振幅復調装置
JPH03174826A (ja) ユニーク・ワード検出方式
JPH0151218B2 (cg-RX-API-DMAC10.html)
JP2983381B2 (ja) クロック再生のための制御信号作成回路
KR20020066292A (ko) 통신기기용 타이밍 동기 검출 장치와 방법 및 이를 적용한통신기기
JPH06152669A (ja) クロック再生回路
JP3518429B2 (ja) デジタルｐｌｌ装置およびシンボル同期装置
EP0627829B1 (en) Bit clock recovery for CPFSK signals
JP3183456B2 (ja) クロック再生回路及びこれを用いた受信装置
JPH0787147A (ja) 復調装置
JPH0535617B2 (cg-RX-API-DMAC10.html)