JPH01220895A - Method of designing thick-film conductor pattern - Google Patents

Method of designing thick-film conductor pattern

Info

Publication number
JPH01220895A
JPH01220895A JP4724888A JP4724888A JPH01220895A JP H01220895 A JPH01220895 A JP H01220895A JP 4724888 A JP4724888 A JP 4724888A JP 4724888 A JP4724888 A JP 4724888A JP H01220895 A JPH01220895 A JP H01220895A
Authority
JP
Japan
Prior art keywords
conductor
mask
conductors
conductive paste
cross
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4724888A
Other languages
Japanese (ja)
Inventor
Akira Uehara
上原 章
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu General Ltd
Original Assignee
Fujitsu General Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu General Ltd filed Critical Fujitsu General Ltd
Priority to JP4724888A priority Critical patent/JPH01220895A/en
Publication of JPH01220895A publication Critical patent/JPH01220895A/en
Pending legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)

Abstract

PURPOSE:To remove a lateral bulge of a conductor by properly making the line width of the masks of conductors in a cross-over region such as the crossing of conductor paths smaller than that of a mask in a normal device. CONSTITUTION:In the design of the mask of conductors, the width of required conductors 1 corresponding to a cross-over section 2 is set at a property small value according to the height of the cross-over section. The design of these width is determined by the quantity of conductive paste applied to a stepped section 10, but it is decided in consideration of even the viscosity of conductive paste. Conductive paste is applied by using such as a mask, and dried and sintered, thus preventing lateral bulges of the conductors on boundary lines with the cross-over sections 4 approximately completely in the conductors 3.

Description

【発明の詳細な説明】 「産業上の利用分野」 本発明は、混成集積回路等における厚膜導体を形成する
マスクに係り、特に、導体路の交叉等で生ずるクロスオ
ーバ領域での導体のマスクの作成法に間する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a mask for forming thick film conductors in hybrid integrated circuits, etc., and in particular, to a mask for forming thick film conductors in hybrid integrated circuits, etc. Learn how to create one.

「従来の技術」 従来、基板上に印刷技術を用い導体を形成する方法とし
て、導体路をメツシュ等にて成形したマスクを用い、導
電ペーストを塗布し、′焼結することで導体路を形成し
ていた。これら技術において、基板の平坦面上では何ら
問題がないが、例えば、導体路が交叉する場合、下部の
導体路上に絶縁層を設け、その上に上部導体路を形成す
る必要がある。いわゆる、クロスオーバ部分が生ずる。
``Conventional technology'' Conventionally, as a method of forming conductors on a substrate using printing technology, the conductor paths are formed by using a mask made of a mesh or the like, applying conductive paste, and sintering. Was. These techniques pose no problem on a flat surface of the substrate, but if, for example, the conductor paths intersect, it is necessary to provide an insulating layer on the lower conductor path and form an upper conductor path thereon. A so-called crossover portion occurs.

このようなりロスオーバを有する所にマスクを用い導体
を形成する場合、従来においては、第2図に示すように
、基板7にクロスオーバ部分8が形成されている場合、
マスク9は段差部lOで、マスクの裏面11は基板7よ
り浮き上がった状態になる。このような状態で導体ペー
ストを塗布すると、塗布された導体ペーストの量は第2
図のクロスハツチで示すように他の導体部分より多くな
る。第3図は従来における導体路を形成するマスクの形
状と、焼結後の導体を示す図である。従来においては導
体lの巾は所要の巾を直線状に形成していた。2はクロ
スオーバ部である。この状態にて、導電ペーストを塗布
し、乾燥・焼結を行なうと、第2図に示すクロスオーバ
8の端部に通常の導体より多く塗布される。この多く塗
布された導電ペーストは、その自重によりあるいは拡散
により横方向に拡がり、第3図(b)に示す導体5のよ
うに、導体が通常の導体3に比べ、横方向ににじみ出し
ふくらんだ状態になる。このような状態で、隣接して他
の導体が形成されるならば導体相互間で短絡する場合も
生じうるものであり問題となっていた。
When forming a conductor using a mask in a place having such a lossover, conventionally, as shown in FIG. 2, when a crossover portion 8 is formed on a substrate 7,
The mask 9 has a stepped portion lO, and the back surface 11 of the mask is raised above the substrate 7. If conductive paste is applied in this condition, the amount of applied conductive paste will be the second
As shown by the crosshatches in the figure, the number of conductors is larger than that of other conductor parts. FIG. 3 is a diagram showing the shape of a conventional mask for forming conductor paths and the conductor after sintering. Conventionally, the width of the conductor l was formed in a straight line with a required width. 2 is a crossover section. In this state, when a conductive paste is applied, dried and sintered, more conductive paste than a normal conductor is applied to the end of the crossover 8 shown in FIG. This applied conductive paste spreads laterally due to its own weight or due to diffusion, causing the conductor to ooze out and swell laterally compared to the normal conductor 3, as shown in the conductor 5 shown in Figure 3(b). become a state. If another conductor is formed adjacently in such a state, a short circuit may occur between the conductors, which has been a problem.

「発明が解決しようとする課題」 従来のマスクを用いた導体の形成にて、特にクロスオー
バ部の段差部で生じた導電ペーストの過剰な塗布により
発生した導体の横方向への膨らみが問題であった。
"Problem to be Solved by the Invention" When forming conductors using conventional masks, there is a problem in which lateral bulges of the conductor occur due to excessive application of conductive paste, especially at the step part of the crossover part. there were.

本発明は、これら従来の問題点、すなわち、導体の横方
向へのふくらみを解消するものである。
The present invention solves these conventional problems, namely, the lateral bulge of the conductor.

「課題を解決するための手段」 本発明は、上記問題点を解決するため、マスクを用い基
板上に導電ペーストを塗布し、導体路を形成するように
したものにおいて、導体路の交叉等のクロスオーバ領域
における導体のマスクの線巾を通常におけるマスクの線
巾より適宜小さくした厚膜導体パタンの設計方法を提供
するものである。
``Means for Solving the Problems'' In order to solve the above-mentioned problems, the present invention is a device in which a conductive paste is applied onto a substrate using a mask to form a conductor path, and in which a conductor path is formed such that the conductor path crosses, etc. The present invention provides a method for designing a thick film conductor pattern in which the line width of a conductor mask in a crossover region is appropriately smaller than the line width of a normal mask.

「実施例」 以下、図面に基づいて本発明による厚膜導体パターン設
計法法を説明する。第1図(a)は本発明による厚膜導
体パターンの一実施例を示す図、第1図(b)は同パタ
ーンを用いて形成された厚膜導体を示す図である。
"Example" Hereinafter, a thick film conductor pattern design method according to the present invention will be explained based on the drawings. FIG. 1(a) is a diagram showing an embodiment of a thick film conductor pattern according to the present invention, and FIG. 1(b) is a diagram showing a thick film conductor formed using the same pattern.

導体のマスクの設計において、クロスオーバ部2に対応
する所要の導体1の巾を、クロスオーバ部の高さに応じ
てその巾を適宜小さく設定する。
In designing the conductor mask, the required width of the conductor 1 corresponding to the crossover section 2 is set to be appropriately small depending on the height of the crossover section.

これら巾の設計は、段差部IOに塗布される導電ペース
トの量により定まるが、導電ペーストの粘度も考慮の上
決定される。このようなマスクを用いて導電ペーストを
塗布し、乾燥・焼結することにより第1図(b)に示す
ように、導体3はクロスオーバ部4との境目での導体の
横方向のふくらみをほぼ完全に防止することができる。
The design of these widths is determined by the amount of conductive paste applied to the stepped portion IO, but is also determined by taking into account the viscosity of the conductive paste. By applying a conductive paste using such a mask, drying, and sintering, the conductor 3 is made to have a lateral bulge at the boundary with the crossover section 4, as shown in FIG. 1(b). It can be almost completely prevented.

「効果」 以上にて説明したように、本発明による厚膜導体パター
ン設計方法では、基板上のクロスオーバ部があっても、
その上面に印刷される導体は略直線状に形成され、従来
における導体のふくらみにて生ずる短絡等の不具合を防
止しうるものであり、また、導体が略直線状に形成しう
ろことから、より細い導体または、単位面積当りの導体
の数を実質的に増加しつるものである。
"Effects" As explained above, in the thick film conductor pattern design method according to the present invention, even if there is a crossover portion on the substrate,
The conductor printed on the top surface is formed in a substantially straight line, which can prevent problems such as short circuits that occur due to the bulge of the conductor in the past. Thin conductors or those that substantially increase the number of conductors per unit area.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図(a)は本発明により厚膜導体パターンの一実施
例の平面図、同(b)は同パターンを用いた導体の形状
を示す平面図、第2図は厚膜導体の要部断面図、第3[
!I (a)は従来の厚膜導体パターンの平面図、同図
(b)は同パターンを用いた導体の形状を示す平面図で
ある。 図中、lはマスク上の導体、2.4はクロスオーバ部、
3は導体、7は基板、8はクロスオーバ部、9はマスク
、10は段差部である。 特許出願人 株式会社富士通ゼネラル 第7図 [a]           [b) 、   第2図
FIG. 1(a) is a plan view of an embodiment of a thick film conductor pattern according to the present invention, FIG. 1(b) is a plan view showing the shape of a conductor using the same pattern, and FIG. 2 is a main part of the thick film conductor. Cross-sectional view, 3rd [
! I(a) is a plan view of a conventional thick film conductor pattern, and FIG. 1(b) is a plan view showing the shape of a conductor using the same pattern. In the figure, l is the conductor on the mask, 2.4 is the crossover part,
3 is a conductor, 7 is a substrate, 8 is a crossover section, 9 is a mask, and 10 is a step section. Patent applicant: Fujitsu General Ltd. Figure 7 [a] [b), Figure 2

Claims (1)

【特許請求の範囲】[Claims] マスクを用い基板上に導電ペーストを塗布し、導体路を
形成するようにしたものにおいて、導体路の交叉等のク
ロスオーバ領域における導体のマスクの線巾を通常にお
けるマスクの線巾より適宜小さくしたことを特徴とする
厚膜導体パタン設計方法。
In a device in which a conductive paste is applied to a substrate using a mask to form a conductor path, the line width of the conductor mask in crossover areas such as intersections of conductor paths is appropriately made smaller than the line width of the normal mask. A thick film conductor pattern design method characterized by:
JP4724888A 1988-02-29 1988-02-29 Method of designing thick-film conductor pattern Pending JPH01220895A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4724888A JPH01220895A (en) 1988-02-29 1988-02-29 Method of designing thick-film conductor pattern

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4724888A JPH01220895A (en) 1988-02-29 1988-02-29 Method of designing thick-film conductor pattern

Publications (1)

Publication Number Publication Date
JPH01220895A true JPH01220895A (en) 1989-09-04

Family

ID=12769947

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4724888A Pending JPH01220895A (en) 1988-02-29 1988-02-29 Method of designing thick-film conductor pattern

Country Status (1)

Country Link
JP (1) JPH01220895A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0390466U (en) * 1989-12-28 1991-09-13
JP2011166073A (en) * 2010-02-15 2011-08-25 Fujikura Ltd Method of manufacturing printed wiring board and the printed wiring board

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0390466U (en) * 1989-12-28 1991-09-13
JP2011166073A (en) * 2010-02-15 2011-08-25 Fujikura Ltd Method of manufacturing printed wiring board and the printed wiring board

Similar Documents

Publication Publication Date Title
CN100499963C (en) Wiring board provided with a resistor and process for manufacturing the same
US20020166685A1 (en) Circuit element mounting board and circuit element mounting method
JPH01220895A (en) Method of designing thick-film conductor pattern
KR19980020482A (en) Wiring Structure and Method of Semiconductor Device
JP3033805B2 (en) Method of forming via hole in thick film IC
JPS6034096A (en) Thick film circuit and method of producing same
JPH056687Y2 (en)
JPH0611531Y2 (en) Circuit board device
JPH04302496A (en) Multilayer circuit board and manufacture thereof
JPH05109513A (en) Formation of thick film resistor
JPS6358996A (en) Method of forming conductor pattern of hybrid ic
JP2534496B2 (en) Method for manufacturing semiconductor device
JPS59204254A (en) Manufacture of multilayer interconnection master slice integrated circuit
JP2000021613A (en) Manufacture of chip resistor
JPH03196692A (en) Pad for ic lead soldering
JPS635261Y2 (en)
JP3649668B2 (en) Trimming method for chip network resistor
JP2528436B2 (en) Manufacturing method of circuit board device
JPH0767001B2 (en) Substrate for electronic parts
JPS6342536Y2 (en)
JPS62171194A (en) Matrix wiring board
JPH10135632A (en) Manufacture of thick film multilayer circuit substrate and thick film printing screen
KR19980034580A (en) Fine coil and its manufacturing method
JPH04299895A (en) Multilayered circuit board
JPH0445995B2 (en)