JPH0121627B2 - - Google Patents

Info

Publication number
JPH0121627B2
JPH0121627B2 JP56164590A JP16459081A JPH0121627B2 JP H0121627 B2 JPH0121627 B2 JP H0121627B2 JP 56164590 A JP56164590 A JP 56164590A JP 16459081 A JP16459081 A JP 16459081A JP H0121627 B2 JPH0121627 B2 JP H0121627B2
Authority
JP
Japan
Prior art keywords
envelope
lead frame
resin
semiconductor device
thermoplastic resin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56164590A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5864052A (ja
Inventor
Rikuro Sono
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56164590A priority Critical patent/JPS5864052A/ja
Publication of JPS5864052A publication Critical patent/JPS5864052A/ja
Publication of JPH0121627B2 publication Critical patent/JPH0121627B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/552Protection against radiation, e.g. light or electromagnetic waves
    • H01L23/556Protection against radiation, e.g. light or electromagnetic waves against alpha rays
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/15165Monolayer substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16152Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • H01L2924/1815Shape

Landscapes

  • Physics & Mathematics (AREA)
  • Health & Medical Sciences (AREA)
  • Electromagnetism (AREA)
  • Toxicology (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
JP56164590A 1981-10-14 1981-10-14 半導体装置およびその製造方法 Granted JPS5864052A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56164590A JPS5864052A (ja) 1981-10-14 1981-10-14 半導体装置およびその製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56164590A JPS5864052A (ja) 1981-10-14 1981-10-14 半導体装置およびその製造方法

Publications (2)

Publication Number Publication Date
JPS5864052A JPS5864052A (ja) 1983-04-16
JPH0121627B2 true JPH0121627B2 (de) 1989-04-21

Family

ID=15796064

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56164590A Granted JPS5864052A (ja) 1981-10-14 1981-10-14 半導体装置およびその製造方法

Country Status (1)

Country Link
JP (1) JPS5864052A (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4352593B2 (ja) * 2000-07-13 2009-10-28 株式会社デンソー 樹脂封入型回路装置
DE10221857A1 (de) * 2002-05-16 2003-11-27 Osram Opto Semiconductors Gmbh Verfahren zum Befestigen eines Halbleiterchips in einem Kunststoffgehäusekörper, optoelektronisches Halbleiterbauelement und Verfahren zu dessen Herstellung

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5623759A (en) * 1979-08-01 1981-03-06 Hitachi Ltd Resin-sealed semiconductor device and manufacture thereof
JPS5658249A (en) * 1979-10-19 1981-05-21 Hitachi Ltd Package for integrated circuit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5623759A (en) * 1979-08-01 1981-03-06 Hitachi Ltd Resin-sealed semiconductor device and manufacture thereof
JPS5658249A (en) * 1979-10-19 1981-05-21 Hitachi Ltd Package for integrated circuit

Also Published As

Publication number Publication date
JPS5864052A (ja) 1983-04-16

Similar Documents

Publication Publication Date Title
EP0747942B1 (de) Verbesserungen in oder in Beziehung auf integrierte Schaltungen
KR0167297B1 (ko) 엘.오.씨 패키지 및 그 제조방법
US6063650A (en) Reduced stress LOC assembly
KR20060104964A (ko) 반도체 장치 및 그 제조 방법
JP2002515176A (ja) 集積回路パッケージ及びその製造方法
JPH0528906B2 (de)
US11114367B2 (en) Molded integrated circuit packages and methods of forming the same
JPH0121627B2 (de)
JP6986539B2 (ja) 樹脂成形済リードフレームの製造方法、樹脂成形品の製造方法、及びリードフレーム
JPS5848950A (ja) 半導体装置およびその製造方法
JPS5827326A (ja) Icチツプの樹脂封止方法
JPH0745765A (ja) 樹脂封止型半導体装置の樹脂封止法
EP0430204A1 (de) Kunststoffumhüllte Halbleiteranordnung
JP3062134B2 (ja) 樹脂封止型半導体装置の製造方法
JPS6214100B2 (de)
JP3233990B2 (ja) 半導体装置及びその製造方法
JP3309889B2 (ja) 半導体素子の樹脂封止方法
JP3138260B2 (ja) 固体撮像素子の製造方法
JPS59141251A (ja) 半導体装置パツケ−ジ
JPH0546270Y2 (de)
JP2003203935A (ja) 半導体装置の封止方法およびそれに用いる封止装置
JPH0521696A (ja) 半導体装置のリードフレーム
JPS63120694A (ja) 半導体装置の製造方法
JPH09293806A (ja) 半導体装置及びその製造方法
JPH0547816A (ja) モールド樹脂、該樹脂の評価方法、および、該樹脂を用いた半導体装置