JPH01187933A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPH01187933A
JPH01187933A JP1288788A JP1288788A JPH01187933A JP H01187933 A JPH01187933 A JP H01187933A JP 1288788 A JP1288788 A JP 1288788A JP 1288788 A JP1288788 A JP 1288788A JP H01187933 A JPH01187933 A JP H01187933A
Authority
JP
Japan
Prior art keywords
film
layer
oxygen content
dielectric
dielectric film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1288788A
Other languages
Japanese (ja)
Inventor
Kanichiro Ikeda
池田 乾一郎
Shinichi Sakamoto
晋一 坂本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP1288788A priority Critical patent/JPH01187933A/en
Publication of JPH01187933A publication Critical patent/JPH01187933A/en
Pending legal-status Critical Current

Links

Landscapes

  • Formation Of Insulating Films (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

PURPOSE:To obtain a good dielectric film of high moisture resistance having small stress to a GaAs substrate and improve high frequency and reliability of GaAsFET by forming an SiON film of small stress and high oxygen content on each electrode and shaping another SiON film of high moisture resistance and low oxygen content thereon. CONSTITUTION:After the formation of each electrode 3-5 at the time of the manufacture of GaAsFET, an SiON film of high oxygen content having small stress to a GaAs substrate on each electrode 3-5 is formed as a first layer dielectric protecting film 6 and on the first layer dielectric film 6 another SiON film of low oxygen content and high moisture resistance as compared with the first layer is shaped more than a layer as dielectric protecting films 7, 8 from the second layer onward successively continuously. For example, if the first layer dielectric film 6 of high oxygen content is an SiON film using SiH4, NH3 and N2O, it is formed by heightening flow ratio of N2O. Successively thereon the flow ratio of N2O is lowered successively and the dielectric films 7, 8 from the second layer onward are formed continuously.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 この発明は、半導体装置の製造方法に関し、持ニGaA
s FET (Field Effect Trans
istor、 fil界効果トランジスタ)素子におけ
る各電極保護のための誘電体膜の形成方法の改良に係る
ものである。
[Detailed Description of the Invention] [Industrial Application Field] The present invention relates to a method for manufacturing a semiconductor device, and
s FET (Field Effect Trans
The present invention relates to an improvement in a method for forming a dielectric film for protecting each electrode in an (istor, fil field effect transistor) device.

〔従来の技術〕[Conventional technology]

従来例によるGaAsFET素子の概要構成を第3図に
示す。
FIG. 3 shows a schematic configuration of a conventional GaAsFET device.

この従来例におけるGaAs FET素子の製造では、
まず、半絶縁性GaAs基板(1)面に形成された活性
層(2)上の所定位置に、ソース電極(3)、ドレイン
電極(4)を形成すると共に、エツチングによりリセス
を形成した上で、同様に所定位置にゲート電極(5)を
形成し、その後、これらの各電極(3)〜(5)を外部
からの湿気、異物等から保護するため、Si3N、、S
iON等の誘電体膜(6)を形成し、かつこの誘電体膜
(6)をバッファド・フッ酸等で選択的にエツチングし
て、前記各電極(3)〜(5)のワイヤボンドのための
窓部(9)を開口させる。
In manufacturing the GaAs FET device in this conventional example,
First, a source electrode (3) and a drain electrode (4) are formed at predetermined positions on an active layer (2) formed on a surface of a semi-insulating GaAs substrate (1), and a recess is formed by etching. Similarly, a gate electrode (5) is formed at a predetermined position, and then, in order to protect each electrode (3) to (5) from external moisture, foreign matter, etc., Si3N, S
A dielectric film (6) such as iON is formed, and this dielectric film (6) is selectively etched with buffered hydrofluoric acid or the like for wire bonding of each of the electrodes (3) to (5). window (9) is opened.

この従来例の場合、GaAs FET素子の表面への誘
電体膜(6)は通常、プラズマCVD法を用い、成膜ガ
スをグロー放電中で分解させて形成する。
In the case of this conventional example, the dielectric film (6) on the surface of the GaAs FET element is usually formed by using the plasma CVD method and decomposing the film forming gas in a glow discharge.

このように形成される誘電体膜は通常の場合、その膜形
成時における成膜温度、成膜ガス比、成膜圧力等のパラ
メーターを選択することによって、膜質を任意に変化さ
せ得るもので、例えば誘電体膜として用いられるSiO
N(シリコンオキシナイトライド)膜の場合には、成膜
に用いるSiH,(シラン)とNH,(アンモニア)と
H!0(亜酸化窒素)のうち、N、Oの比率を高くする
と膜中の酸素含有量が多くGaAs基板に対するストレ
スの小さい誘電体膜が形成できる。またN20の比率を
低くすると膜中の酸素含有量が減少し、GaAs基板に
対するストレスは大きくなるが、耐湿性の高い膜が形成
できる。このように成膜ガス中のN、Oの比率を変化さ
せることにより膜質の異った誘電体膜を形成できる。
Normally, the quality of the dielectric film formed in this way can be arbitrarily changed by selecting parameters such as the film formation temperature, film formation gas ratio, and film formation pressure during film formation. For example, SiO used as a dielectric film
In the case of N (silicon oxynitride) film, SiH, (silane) and NH, (ammonia) and H! are used for film formation. When the ratio of N and O in O (nitrous oxide) is increased, a dielectric film with a high oxygen content in the film and less stress on the GaAs substrate can be formed. Furthermore, when the ratio of N20 is lowered, the oxygen content in the film decreases, and stress on the GaAs substrate increases, but a film with high moisture resistance can be formed. By changing the ratio of N and O in the film forming gas in this way, dielectric films with different film qualities can be formed.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

しかしながら、前記した従来における誘電体膜の形成方
法においては、成膜ガス中のN、Oの比率を高くするこ
とにより、GaAs基板に対するストレスの小さい膜が
形成できるが、膜中の酸素含有量が増加すると膜が水分
を通し易くなり、膜の耐湿性が低下する。また、誘電体
膜を厚く形成したり、膜の酸素含有量を減少させると耐
湿性は向上するが膜のストレスが大きくなり高周波特性
の劣化や誘電体膜にクラックが発生するなどの問題点が
あった。
However, in the conventional dielectric film formation method described above, a film with low stress on the GaAs substrate can be formed by increasing the ratio of N and O in the film formation gas, but the oxygen content in the film is When it increases, the membrane becomes more permeable to moisture, and the moisture resistance of the membrane decreases. In addition, forming a thicker dielectric film or reducing the oxygen content of the film improves moisture resistance, but increases stress on the film, resulting in problems such as deterioration of high frequency characteristics and cracks in the dielectric film. there were.

この発明方法は、従来の製造方法でこのような問題点を
改善するためになされたものでGaAsFET素子での
各電極上への誘電体膜の形成において、耐湿性が高(、
GaAs基板に対してストレスの小さい良質な誘電体膜
を得て、GaAsFET素子の高周波特性、信頼性を向
上できるようにした、この種の半導体装置の製造方法を
提供することである。
This inventive method was developed to improve these problems with conventional manufacturing methods, and is capable of achieving high moisture resistance (,
An object of the present invention is to provide a method for manufacturing a semiconductor device of this type, which can improve the high frequency characteristics and reliability of a GaAsFET element by obtaining a high-quality dielectric film with low stress on a GaAs substrate.

〔課題を解決するための手段〕[Means to solve the problem]

前記目的を達成するために、この発明に係る半導体装置
の製造方法は、GaAsFET素子の製造に際して、各
電極の形成後に同各電極保護のための誘電体膜を形成す
る方法であって、前記各電極上に、酸素含有量の多くス
トレスの小さい第1層目の誘電体膜を形成すると共1ご
、この第1層目の誘電体膜上に、酸素含有量の少ない耐
湿性の高い2層目以降の誘電体膜を少なくともi層以上
順次連続的に形成する工程を含むことを特徴とするもの
である。
In order to achieve the above object, a method for manufacturing a semiconductor device according to the present invention is a method of forming a dielectric film for protecting each electrode after forming each electrode when manufacturing a GaAsFET element, the method comprising: forming a dielectric film for protecting each electrode; A first dielectric film with high oxygen content and low stress is formed on the electrode, and two layers with high moisture resistance and low oxygen content are formed on this first dielectric film. This method is characterized in that it includes a step of sequentially and continuously forming at least i layers of dielectric films after the first one.

〔作用〕[Effect]

この発明においては、GaAsFET素子での各電極上
に、酸素含有量の多いストレスの小さい第1層目の誘電
体膜上に、酸素含有量の少ない耐湿性の高い第2層目以
降の誘電体膜を、少なくとも1層以上順次連続的に形成
するようにしたので、従来の製造方法で発生しやすかっ
た、GaAsFET素子の高周波特性の劣化させること
なしに、その耐湿性を十分に向上させ得る。
In this invention, on each electrode of the GaAsFET element, a first dielectric film with a high oxygen content and low stress is coated with a second and subsequent dielectric film with a low oxygen content and high moisture resistance. Since at least one layer of the film is successively formed, the moisture resistance of the GaAsFET element can be sufficiently improved without deteriorating the high frequency characteristics of the GaAsFET element, which tends to occur with conventional manufacturing methods.

〔実施例〕〔Example〕

以下、この発明に係る半導体装置の製造方法の一実施例
を第1図、第2図において説明する。
An embodiment of the method for manufacturing a semiconductor device according to the present invention will be described below with reference to FIGS. 1 and 2.

第1図、第2図はこの実施例方法を適用したGaAsF
ET素子での誘電体膜の形成工程を順次示した要部断面
図である。
Figures 1 and 2 show GaAsF to which this embodiment method is applied.
FIG. 3 is a cross-sectional view of main parts sequentially showing the steps of forming a dielectric film in an ET element.

すなわち、この実施例方法においてもGaAsFET素
子は、前記従来例方法と同様に、第1図に示す通り、半
絶縁性基板(1)の活性層(2)上の所定位置にソース
電極(3)、ドレイン電極(4)を形成すると共に、エ
ツチングによりリセスを形成した上で、同様に所定位置
にゲート電極(5)を形成し、ついでその後、これらの
各電極(3)(4) pおよび(5)上に、まずストレ
スが小さく 、GaAs基板および電極に影響を与える
ことがない、酸素含有量の小ない膜質の第1層目の誘電
体膜(6)を形成する。この場合に例えば、Si風、 
NHs = NtOを用いるSiON膜であれば、N2
0の流量比を高くして形成する。続いてこの第1層目の
誘電体膜(6)上に、N、Oの流量比を幾分か低くして
、第1層目の誘電体膜(6)に対し、ストレスは大きい
が耐湿性の高い第2層目の誘電体膜(7)を連続的に形
成し、さらに引き続きこの第2層目の誘電体膜(7)上
に、N、0の流量比をさらに低くして、第2層目誘電体
膜(7)に対し耐湿性の高い、第3層目の誘電体膜(8
)を連続的に形成する。そしてその後は、第2図に示す
通り、これらの積層された誘電体膜(6) 、 (7)
および(8)を、RIE法などにより選択的にエツチン
グして、前記各電極(3) j (4)および(5)へ
のワイヤボンドのための窓部(9)を開口させるのであ
る。
That is, in this embodiment method as well, the GaAsFET element has a source electrode (3) at a predetermined position on the active layer (2) of the semi-insulating substrate (1), as shown in FIG. , a drain electrode (4) is formed, a recess is formed by etching, a gate electrode (5) is similarly formed at a predetermined position, and then each of these electrodes (3) (4) p and ( 5) First, a first layer dielectric film (6) is formed on top, which is low in stress and does not affect the GaAs substrate and electrodes, and has a low oxygen content. In this case, for example, Si wind,
If it is a SiON film using NHs = NtO, N2
It is formed by increasing the flow rate ratio of 0. Next, the flow rate ratio of N and O is slightly lowered on this first layer dielectric film (6) to make the first layer dielectric film (6) moisture resistant, although the stress is large. A second layer dielectric film (7) with high properties is continuously formed, and then on this second layer dielectric film (7), the flow rate ratio of N and 0 is further lowered. The third dielectric film (8) has higher moisture resistance than the second dielectric film (7).
) are formed continuously. After that, as shown in Figure 2, these laminated dielectric films (6), (7)
and (8) are selectively etched by RIE or the like to open windows (9) for wire bonding to each of the electrodes (3), (4) and (5).

つまり、この実施例による誘電体膜の形成方法では、例
えば、5IH4p I’1)(3* N20を用いたS
iON膜による、ストレスの小さい、第1層目の誘電体
膜(6)の膜形成条件に対して、そのN、Oガスの流量
比を漸次段階的に低くするだけの極めて簡単な操作によ
り、耐湿性の高い第2層目、第3層目の誘電体膜(7)
 (8)を順次連続的に形成し得るのである。
That is, in the method of forming a dielectric film according to this embodiment, for example, S
With respect to the film formation conditions of the first layer dielectric film (6) with low stress using the iON film, the flow rate ratio of N and O gases is gradually lowered step by step. Second and third layer dielectric film with high moisture resistance (7)
(8) can be formed one after another.

そして、このようにして形成された複数層に亘る各誘電
体膜(6) j (7)および(8)の構成では、各電
極(3) t (4)および(5)の上の第1層目の誘
電体膜(6)が酸素含有量が多いストレスの小さい膜で
あるため、GaAsFET素子の高周波特性を劣化させ
ることはなく、また第2層目以降層目の誘電体膜(7)
 # (8)が酸素含有量の少ない水分を通しにくい膜
であるため同素子の耐湿性を向上させ得る。
In the structure of each dielectric film (6) j (7) and (8) formed in this way over multiple layers, the first layer on each electrode (3) t (4) and (5) Since the dielectric film (6) in the second layer is a film with a high oxygen content and low stress, it does not deteriorate the high frequency characteristics of the GaAsFET element, and the dielectric film (7) in the second and subsequent layers
# Since (8) is a film with a low oxygen content and is difficult for moisture to pass through, the moisture resistance of the element can be improved.

なお、前記実施例方法においては、3層に亘って誘電体
膜を形成する場合について述べたが、2層、または4層
以上の誘電体を形成するようにしてもよく、またそれぞ
れの膜形成時のN、Oの流量比についても、第1層目の
ものに比較して、第2層目以降のものを流量比を低くす
ればよく、同様な作用、効果を奏し得る。
In addition, in the above embodiment method, a case was described in which a dielectric film was formed over three layers, but two, four or more layers of dielectric may be formed, and each film formation Regarding the flow rate ratio of N and O at the time, the flow rate ratio of the second and subsequent layers may be made lower than that of the first layer, and the same operation and effect can be achieved.

〔発明の効果〕〔Effect of the invention〕

以上のように、この発明方法によれば、GaAsFET
素子の製造に際し、各電極の形成後、同各電極保護のた
めの誘電体膜を形成する方法において、これらの各電極
上に、CaAS基板に対しストレスの小さい第1層目の
誘電体膜を形成する°と共に、この第1層目の誘電体膜
上に、酸素含有量が少ない、耐湿性の高い第2層目以降
の誘電体膜を少な(とも1層以上連続的に順次形成する
ようにしたので、従来の製造方法で生じやすかった、C
aAs素子の高周波特性、耐圧特性を劣化させることな
しに、その耐湿性を十分に向上させ得る。しかも、これ
らの複数層からなる誘電体膜は、順次連続的に形成する
ことができるため、その製造時に新たな工程を付加する
必要がな(、容易に実施できるなど優れた特徴を有する
ものである。
As described above, according to the method of this invention, GaAsFET
When manufacturing the device, after each electrode is formed, in the method of forming a dielectric film to protect each electrode, a first layer of dielectric film that has less stress on the CaAS substrate is formed on each of these electrodes. At the same time, on this first dielectric film, the second and subsequent dielectric films with low oxygen content and high moisture resistance are formed in small quantities (one or more layers are successively formed). Because of this, C
The moisture resistance of the aAs element can be sufficiently improved without deteriorating its high frequency characteristics and breakdown voltage characteristics. Moreover, since these dielectric films consisting of multiple layers can be formed one after another, there is no need to add new processes during their manufacturing (they have excellent features such as being easy to implement). be.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図および第2図はこの発明に係る半導体装置の製造
方法の一実施例を適用したGaAs F E T素子で
の誘電体膜の形成工程を順次示した要部断面図、また第
3図は従来例方法による同上GaAsFET素子の構成
を示す要部断面図である。 (1)は半絶縁性GaAs基板、(2)は活性層、(3
)はソース電極、(4)はドレイン電極、(5)はゲー
ト電極、(6)〜(8)は第1〜3層目の誘電体膜、(
9)はワイヤボンドのための窓部。 なお、図中同一符号は同−又は相当部分を示す。
1 and 2 are cross-sectional views of essential parts sequentially showing the steps of forming a dielectric film in a GaAs FET element to which an embodiment of the method for manufacturing a semiconductor device according to the present invention is applied, and FIG. FIG. 2 is a sectional view of a main part showing the structure of the GaAsFET device according to the conventional method. (1) is a semi-insulating GaAs substrate, (2) is an active layer, (3
) is the source electrode, (4) is the drain electrode, (5) is the gate electrode, (6) to (8) are the first to third dielectric films, (
9) is a window for wire bonding. Note that the same reference numerals in the figures indicate the same or equivalent parts.

Claims (1)

【特許請求の範囲】[Claims]  GaAsFET素子の製造に際して、各電極の形成後
に、同各電極保護のための誘電体を形成する方法であつ
て、前記電極上に酸素含有量が多くGaAs基板に対す
るストレスの小さそSiON膜を第1層目の誘電体保護
膜として形成すると共に、この第1層目の誘電体膜上に
、第1層目に比べ酸素含有量が少ない、耐湿性の高いS
iON膜を、第2層目以降の誘電体保護膜として、少な
くとも1層以上順次連続的に形成する工程を含むことを
特徴とする半導体装置の製造方法。
In manufacturing a GaAsFET device, after each electrode is formed, a dielectric is formed to protect each electrode. In addition to forming the dielectric protective film for the second layer, a highly moisture-resistant S film with a lower oxygen content than the first layer is formed on the first dielectric film.
A method for manufacturing a semiconductor device, comprising the step of sequentially and sequentially forming at least one iON film as a second and subsequent dielectric protective film.
JP1288788A 1988-01-22 1988-01-22 Manufacture of semiconductor device Pending JPH01187933A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1288788A JPH01187933A (en) 1988-01-22 1988-01-22 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1288788A JPH01187933A (en) 1988-01-22 1988-01-22 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
JPH01187933A true JPH01187933A (en) 1989-07-27

Family

ID=11817915

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1288788A Pending JPH01187933A (en) 1988-01-22 1988-01-22 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPH01187933A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0827199A2 (en) * 1996-09-02 1998-03-04 Murata Manufacturing Co., Ltd. A semiconductor device with a passivation film
JP2012169545A (en) * 2011-02-16 2012-09-06 Fujitsu Ltd Semiconductor device, power supply device, amplifier and semiconductor manufacturing method

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0827199A2 (en) * 1996-09-02 1998-03-04 Murata Manufacturing Co., Ltd. A semiconductor device with a passivation film
EP0827199A3 (en) * 1996-09-02 2005-10-19 Murata Manufacturing Co., Ltd. A semiconductor device with a passivation film
JP2012169545A (en) * 2011-02-16 2012-09-06 Fujitsu Ltd Semiconductor device, power supply device, amplifier and semiconductor manufacturing method
US9324808B2 (en) 2011-02-16 2016-04-26 Fujitsu Limited Semiconductor device, power-supply unit, amplifier and method of manufacturing semiconductor device

Similar Documents

Publication Publication Date Title
JPS6251264A (en) Manufcture of thin film transistor
JPH05335345A (en) Surface protection film of semiconductor element
JPH03252164A (en) Thin-film transistor
JPH01187933A (en) Manufacture of semiconductor device
JPH03179778A (en) Insulating board for forming thin film semiconductor
JPH03217059A (en) Thin film transistor
JPH01304735A (en) Method of forming protective film of semiconductor device
JPS6376479A (en) Manufacture of semiconductor device
JPH07122737A (en) Semiconductor device and its manufacture
KR0163934B1 (en) Oxide gate insulating layer of polycrystalline silicon and method of manufacturing thereof, polycrystalline silicon thin transister using the same
JPH0329328A (en) Semiconductor device and its manufacture
JPH0595116A (en) Semiconductor device and its manufacture
JPH0273622A (en) Manufacture of amorphous superlattice structure
JPH01161720A (en) Manufacture of semiconductor device
JPH0215630A (en) Formation of protective film for semiconductor device
JPS60263437A (en) Manufacture of thin film transistor
JP3259641B2 (en) Protective film structure of semiconductor device
JPS61290771A (en) Manufacture of semiconductor memory device
JPH01261861A (en) Manufacture of semiconductor device
JPH0758128A (en) Manufacture of semiconductor device
JPH04345069A (en) Semiconductor device
JPS62291064A (en) Manufacture of thin film transistor
JPH02262358A (en) Semiconductor device
JPH0358433A (en) Manufacture of field effect transistor
JPS60167355A (en) Manufacture of semiconductor device