JPH0118457B2 - - Google Patents
Info
- Publication number
- JPH0118457B2 JPH0118457B2 JP55160758A JP16075880A JPH0118457B2 JP H0118457 B2 JPH0118457 B2 JP H0118457B2 JP 55160758 A JP55160758 A JP 55160758A JP 16075880 A JP16075880 A JP 16075880A JP H0118457 B2 JPH0118457 B2 JP H0118457B2
- Authority
- JP
- Japan
- Prior art keywords
- memory
- page
- address
- unit
- access
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
- G06F12/0815—Cache consistency protocols
- G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
- G06F12/0833—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means in combination with broadcast means (e.g. for invalidation or updating)
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55160758A JPS5786180A (en) | 1980-11-17 | 1980-11-17 | Memory device having address converting mechanism |
US06/320,934 US4481573A (en) | 1980-11-17 | 1981-11-13 | Shared virtual address translation unit for a multiprocessor system |
CA000390161A CA1173567A (en) | 1980-11-17 | 1981-11-16 | Shared virtual address translation unit for a multiprocessor system |
EP81109719A EP0052370B1 (en) | 1980-11-17 | 1981-11-16 | A virtual storage data processing system |
DE8181109719T DE3176512D1 (en) | 1980-11-17 | 1981-11-16 | A virtual storage data processing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55160758A JPS5786180A (en) | 1980-11-17 | 1980-11-17 | Memory device having address converting mechanism |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5786180A JPS5786180A (en) | 1982-05-29 |
JPH0118457B2 true JPH0118457B2 (enrdf_load_stackoverflow) | 1989-04-05 |
Family
ID=15721823
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55160758A Granted JPS5786180A (en) | 1980-11-17 | 1980-11-17 | Memory device having address converting mechanism |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5786180A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4669043A (en) * | 1984-02-17 | 1987-05-26 | Signetics Corporation | Memory access controller |
US5121487A (en) * | 1989-02-21 | 1992-06-09 | Sun Microsystems, Inc. | High speed bus with virtual memory data transfer capability using virtual address/data lines |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5323053B2 (enrdf_load_stackoverflow) * | 1973-10-29 | 1978-07-12 | ||
JPS52130246A (en) * | 1976-04-24 | 1977-11-01 | Fujitsu Ltd | Memory access control system |
JPS601655B2 (ja) * | 1977-11-30 | 1985-01-16 | 株式会社東芝 | デ−タプリフェツチ方式 |
JPS55142476A (en) * | 1979-04-24 | 1980-11-07 | Nec Corp | Address conversion system for information processing system |
-
1980
- 1980-11-17 JP JP55160758A patent/JPS5786180A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5786180A (en) | 1982-05-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0052370B1 (en) | A virtual storage data processing system | |
US5613071A (en) | Method and apparatus for providing remote memory access in a distributed memory multiprocessor system | |
JPH0137773B2 (enrdf_load_stackoverflow) | ||
JPS61141055A (ja) | 情報処理装置のアドレス変換方式 | |
US6892283B2 (en) | High speed memory cloner with extended cache coherency protocols and responses | |
US6952761B2 (en) | Bus interface selection by page table attributes | |
JPH0512126A (ja) | 仮想計算機のアドレス変換装置及びアドレス変換方法 | |
JPH0118457B2 (enrdf_load_stackoverflow) | ||
US7502917B2 (en) | High speed memory cloning facility via a lockless multiprocessor mechanism | |
JP2813182B2 (ja) | マルチプロセッサコンピュータ複合装置 | |
JPH05257796A (ja) | 分散共有型メモリ管理方式 | |
JPS6079446A (ja) | 多重仮想記憶デ−タ処理装置 | |
US6928524B2 (en) | Data processing system with naked cache line write operations | |
JPS59173828A (ja) | デ−タ処理システム | |
JPS5858666A (ja) | デ−タ処理装置 | |
JPH035625B2 (enrdf_load_stackoverflow) | ||
JP2785738B2 (ja) | 分散メモリ型マルチプロセッサ情報処理システム | |
JPS6138504B2 (enrdf_load_stackoverflow) | ||
JPH056706B2 (enrdf_load_stackoverflow) | ||
JPH0211931B2 (enrdf_load_stackoverflow) | ||
JPH04205535A (ja) | コピーオンライト方式 | |
JPH0430622B2 (enrdf_load_stackoverflow) | ||
JPH03127146A (ja) | 情報処理装置 | |
JPS6389951A (ja) | キヤツシユメモリ装置 | |
JPS5918797B2 (ja) | アドレス・チエツク処理方式 |