JPH0116194Y2 - - Google Patents
Info
- Publication number
- JPH0116194Y2 JPH0116194Y2 JP8368284U JP8368284U JPH0116194Y2 JP H0116194 Y2 JPH0116194 Y2 JP H0116194Y2 JP 8368284 U JP8368284 U JP 8368284U JP 8368284 U JP8368284 U JP 8368284U JP H0116194 Y2 JPH0116194 Y2 JP H0116194Y2
- Authority
- JP
- Japan
- Prior art keywords
- terminal
- data transfer
- output
- transfer
- memory access
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 13
- 230000002093 peripheral effect Effects 0.000 description 3
- 102100040862 Dual specificity protein kinase CLK1 Human genes 0.000 description 2
- 101000749294 Homo sapiens Dual specificity protein kinase CLK1 Proteins 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 1
Landscapes
- Bus Control (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8368284U JPS61653U (ja) | 1984-06-06 | 1984-06-06 | Dma転送回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8368284U JPS61653U (ja) | 1984-06-06 | 1984-06-06 | Dma転送回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61653U JPS61653U (ja) | 1986-01-06 |
JPH0116194Y2 true JPH0116194Y2 (enrdf_load_html_response) | 1989-05-12 |
Family
ID=30632529
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP8368284U Granted JPS61653U (ja) | 1984-06-06 | 1984-06-06 | Dma転送回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61653U (enrdf_load_html_response) |
-
1984
- 1984-06-06 JP JP8368284U patent/JPS61653U/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61653U (ja) | 1986-01-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5287486A (en) | DMA controller using a programmable timer, a transfer counter and an or logic gate to control data transfer interrupts | |
JPH0116194Y2 (enrdf_load_html_response) | ||
JPS5882038U (ja) | シュミット回路 | |
JPS6235148B2 (enrdf_load_html_response) | ||
JPH0537307Y2 (enrdf_load_html_response) | ||
SU1262515A1 (ru) | Устройство сопр жени с пам тью | |
JPS5897661U (ja) | メモリ制御装置 | |
JPH0241694Y2 (enrdf_load_html_response) | ||
JP2000132451A (ja) | メモリ制御回路 | |
JPH0154733B2 (enrdf_load_html_response) | ||
JP3186247B2 (ja) | 通信用dmaコントローラ | |
JPS6137084Y2 (enrdf_load_html_response) | ||
KR890004805Y1 (ko) | 씨디롬(cd-rom) 드라이버의 디지탈 데이터 순서 변환회로 | |
JPS58121432A (ja) | メモリ制御回路 | |
JPS60100845U (ja) | マイクロコンピユ−タにおけるアナログ出力インタフエ−ス回路 | |
JPS6055433A (ja) | フロッピ−ディスクコントロ−ル装置 | |
JPS62175499U (enrdf_load_html_response) | ||
JPS61208692A (ja) | 先書き先読出し記憶装置 | |
JPS6045837A (ja) | デ−タ転送回路 | |
JPS59123030A (ja) | デ−タ処理装置 | |
JPS61281347A (ja) | ダイレクトメモリアクセス装置 | |
JPS6273353A (ja) | メモリ読み取り制御回路 | |
JPS61236094A (ja) | 直列デ−タ入力メモリ | |
JPS62210559A (ja) | Dma回路 | |
JPS60164258U (ja) | デ−タ転送制御装置 |