JPH01155544U - - Google Patents
Info
- Publication number
- JPH01155544U JPH01155544U JP5172688U JP5172688U JPH01155544U JP H01155544 U JPH01155544 U JP H01155544U JP 5172688 U JP5172688 U JP 5172688U JP 5172688 U JP5172688 U JP 5172688U JP H01155544 U JPH01155544 U JP H01155544U
- Authority
- JP
- Japan
- Prior art keywords
- timer
- cpu
- counter
- holding means
- data holding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000012544 monitoring process Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Debugging And Monitoring (AREA)
Description
図面はそれぞれタイマ装置のブロツク図を示し
、第１図は本考案の１実施例、第２図は従来例で
ある。
１……タイマカウンタ、４……フリツプフロツ
プ、５……タイマ出力切替回路。
The drawings each show a block diagram of a timer device, with FIG. 1 showing one embodiment of the present invention and FIG. 2 showing a conventional example. 1...Timer counter, 4...Flip-flop, 5...Timer output switching circuit.
Claims (1)
るタイマ装置において、 クロツクパルスを計数し前記ＣＰＵからのソフ
トリセツト信号によりクリアされるタイマカウン
タと、該カウンタのタイムアウト信号によりセツ
トされシステムリセツト信号を出力するデータ保
持手段と、前記ＣＰＵからの特定データの書き込
みを判断して前記データ保持手段をクリアするタ
イマ出力切替回路とを備えてなるタイマ装置。[Claim for Utility Model Registration] A timer device for monitoring runaway of a program processed by a CPU includes a timer counter that counts clock pulses and is cleared by a soft reset signal from the CPU, and a timer counter that is reset by a timeout signal of the counter. A timer device comprising a data holding means for outputting a system reset signal, and a timer output switching circuit for determining writing of specific data from the CPU and clearing the data holding means.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5172688U JPH01155544U (en) | 1988-04-18 | 1988-04-18 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5172688U JPH01155544U (en) | 1988-04-18 | 1988-04-18 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH01155544U true JPH01155544U (en) | 1989-10-25 |
Family
ID=31277742
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5172688U Pending JPH01155544U (en) | 1988-04-18 | 1988-04-18 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01155544U (en) |
-
1988
- 1988-04-18 JP JP5172688U patent/JPH01155544U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH01155544U (en) | ||
| JPS60131051U (en) | Watchdog circuit | |
| JPS61126347U (en) | ||
| JPH02130130U (en) | ||
| JPS62181044U (en) | ||
| JPH0216617U (en) | ||
| JPH0189373U (en) | ||
| JPS61112452U (en) | ||
| JPS61185127U (en) | ||
| JPH0226824U (en) | ||
| JPS6021788U (en) | Dynamic display circuit of display element | |
| JPS60170834U (en) | Reset circuit for microcomputer | |
| JPS621237U (en) | ||
| JPS6239341U (en) | ||
| JPS6281194U (en) | ||
| JPH01146189U (en) | ||
| JPS6213048U (en) | ||
| JPH022733U (en) | ||
| JPH02123643U (en) | ||
| JPS63135440U (en) | ||
| JPS60153355U (en) | Multi-CPU system control device | |
| JPH0172733U (en) | ||
| JPS63188754U (en) | ||
| JPS62121628U (en) | ||
| JPS6253791U (en) |