JPH01146186A - Misメモリ回路 - Google Patents
Misメモリ回路Info
- Publication number
- JPH01146186A JPH01146186A JP63199859A JP19985988A JPH01146186A JP H01146186 A JPH01146186 A JP H01146186A JP 63199859 A JP63199859 A JP 63199859A JP 19985988 A JP19985988 A JP 19985988A JP H01146186 A JPH01146186 A JP H01146186A
- Authority
- JP
- Japan
- Prior art keywords
- level
- circuit
- common data
- pair
- data line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Static Random-Access Memory (AREA)
- Dram (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63199859A JPH01146186A (ja) | 1988-08-12 | 1988-08-12 | Misメモリ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63199859A JPH01146186A (ja) | 1988-08-12 | 1988-08-12 | Misメモリ回路 |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8692779A Division JPS5613584A (en) | 1978-10-06 | 1979-07-11 | Setting circuit for data line potential |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH01146186A true JPH01146186A (ja) | 1989-06-08 |
| JPH0524592B2 JPH0524592B2 (enrdf_load_stackoverflow) | 1993-04-08 |
Family
ID=16414837
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP63199859A Granted JPH01146186A (ja) | 1988-08-12 | 1988-08-12 | Misメモリ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01146186A (enrdf_load_stackoverflow) |
-
1988
- 1988-08-12 JP JP63199859A patent/JPH01146186A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0524592B2 (enrdf_load_stackoverflow) | 1993-04-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR19990023418A (ko) | 증폭회로 및 이를 이용한 액정디스플레이장치 | |
| EP0036743B1 (en) | Ttl- to mos-level address buffer circuit | |
| US4417163A (en) | Buffer circuits | |
| US4645954A (en) | ECL to FET interface circuit for field effect transistor arrays | |
| JP2006211549A (ja) | レベルシフタ回路及びそれを用いた表示素子駆動回路 | |
| KR100349276B1 (ko) | 신호 진폭 증폭 회로, 부하 구동 회로, 표시 장치 | |
| JPH10290147A (ja) | 遅延量可変回路 | |
| US5644548A (en) | Dynamic random access memory having bipolar and C-MOS transistor | |
| JPH08335881A (ja) | 相補型電流源回路 | |
| US6407592B2 (en) | Sample-and-hold circuit | |
| JPH06177744A (ja) | レベル変換回路 | |
| JPH01146186A (ja) | Misメモリ回路 | |
| US6118325A (en) | Semiconductor device capable of preventing ringing of output waveform | |
| JPS6045512B2 (ja) | ダイナミック型シフトレジスタ回路 | |
| GB2166313A (en) | Shift register stage using two phase-clocked mesfets | |
| JP2994000B2 (ja) | サンプル・ホールド増幅回路 | |
| US6891428B1 (en) | Single ended controlled current source | |
| US20020063581A1 (en) | Input buffer of a semiconductor device that gives only a small scattering in delay time | |
| JPS5842558B2 (ja) | アドレス バッファ回路 | |
| JPH0442615A (ja) | 半導体集積回路 | |
| JPS5914832B2 (ja) | 電圧センス回路 | |
| JPS60102017A (ja) | 遅延回路 | |
| JPH1195727A (ja) | サンプルホールド回路並びにこれを用いたデータドライバ及びフラットパネル型表示装置 | |
| JP2006157909A (ja) | デューティー補正回路 | |
| JPS6129174B2 (enrdf_load_stackoverflow) |