JPH01142061U - - Google Patents
Info
- Publication number
- JPH01142061U JPH01142061U JP3631988U JP3631988U JPH01142061U JP H01142061 U JPH01142061 U JP H01142061U JP 3631988 U JP3631988 U JP 3631988U JP 3631988 U JP3631988 U JP 3631988U JP H01142061 U JPH01142061 U JP H01142061U
- Authority
- JP
- Japan
- Prior art keywords
- request
- memory
- access
- arbitration
- completion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000012790 confirmation Methods 0.000 claims 2
- 230000004044 response Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
- 230000007704 transition Effects 0.000 description 1
Landscapes
- Multi Processors (AREA)
- Bus Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3631988U JPH0449723Y2 (enExample) | 1988-03-22 | 1988-03-22 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3631988U JPH0449723Y2 (enExample) | 1988-03-22 | 1988-03-22 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH01142061U true JPH01142061U (enExample) | 1989-09-28 |
| JPH0449723Y2 JPH0449723Y2 (enExample) | 1992-11-24 |
Family
ID=31262930
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3631988U Expired JPH0449723Y2 (enExample) | 1988-03-22 | 1988-03-22 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0449723Y2 (enExample) |
-
1988
- 1988-03-22 JP JP3631988U patent/JPH0449723Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0449723Y2 (enExample) | 1992-11-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5444855A (en) | System for guaranteed CPU bus access by I/O devices monitoring separately predetermined distinct maximum non CPU bus activity and inhibiting I/O devices thereof | |
| JPH0354375B2 (enExample) | ||
| JPH01142061U (enExample) | ||
| JPH0334151U (enExample) | ||
| JPS6329868A (ja) | Ｄｍａコントロ−ラ | |
| JPH0330917Y2 (enExample) | ||
| JPS59229662A (ja) | 共有メモリ制御回路 | |
| JPS63192843U (enExample) | ||
| JPH04323755A (ja) | Ｄｍａ装置 | |
| JPH09311812A (ja) | マイクロコンピュータ | |
| US5497481A (en) | Microcomputer computer system having plural programmable timers and preventing memory access operations from interfering with timer start requests | |
| JP2619385B2 (ja) | Ｄｍａコントローラ | |
| JP2612715B2 (ja) | アドレスバス制御装置 | |
| JPS5844426Y2 (ja) | プロセッサ間情報転送装置 | |
| JPH0443355B2 (enExample) | ||
| JPS592056B2 (ja) | マイクロコンピユ−タノ プログラムカウンタヒヨウジホウシキ | |
| JPS6057855U (ja) | デュアルｃｐｕ方式情報処理装置 | |
| JPS63155254A (ja) | 情報処理装置 | |
| JPS598060A (ja) | マイクロ・プロセツサ | |
| JPH01137339A (ja) | マイクロプロセッサ | |
| JPS6452062U (enExample) | ||
| JPH0497457A (ja) | キャッシュ・コントローラ | |
| JPS63733A (ja) | プログラム実行処理方式 | |
| JPH0452250U (enExample) | ||
| JPH0214152U (enExample) |