JPH01129334A - キャッシュメモリのデータ制御方式 - Google Patents

キャッシュメモリのデータ制御方式

Info

Publication number
JPH01129334A
JPH01129334A JP62287227A JP28722787A JPH01129334A JP H01129334 A JPH01129334 A JP H01129334A JP 62287227 A JP62287227 A JP 62287227A JP 28722787 A JP28722787 A JP 28722787A JP H01129334 A JPH01129334 A JP H01129334A
Authority
JP
Japan
Prior art keywords
data
processor
cache memory
block
main memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62287227A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0567975B2 (enrdf_load_stackoverflow
Inventor
Koji Shinozaki
篠崎　孝司
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP62287227A priority Critical patent/JPH01129334A/ja
Publication of JPH01129334A publication Critical patent/JPH01129334A/ja
Publication of JPH0567975B2 publication Critical patent/JPH0567975B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP62287227A 1987-11-16 1987-11-16 キャッシュメモリのデータ制御方式 Granted JPH01129334A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62287227A JPH01129334A (ja) 1987-11-16 1987-11-16 キャッシュメモリのデータ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62287227A JPH01129334A (ja) 1987-11-16 1987-11-16 キャッシュメモリのデータ制御方式

Publications (2)

Publication Number Publication Date
JPH01129334A true JPH01129334A (ja) 1989-05-22
JPH0567975B2 JPH0567975B2 (enrdf_load_stackoverflow) 1993-09-28

Family

ID=17714688

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62287227A Granted JPH01129334A (ja) 1987-11-16 1987-11-16 キャッシュメモリのデータ制御方式

Country Status (1)

Country Link
JP (1) JPH01129334A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07307668A (ja) * 1990-11-28 1995-11-21 Nec Corp ディジタルアナログ変換装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07307668A (ja) * 1990-11-28 1995-11-21 Nec Corp ディジタルアナログ変換装置

Also Published As

Publication number Publication date
JPH0567975B2 (enrdf_load_stackoverflow) 1993-09-28

Similar Documents

Publication Publication Date Title
JP3289661B2 (ja) キャッシュメモリシステム
US4593354A (en) Disk cache system
US5526508A (en) Cache line replacing system for simultaneously storing data into read and write buffers having multiplexer which controls by counter value for bypassing read buffer
JP3180362B2 (ja) 情報処理装置
US5293618A (en) Method for controlling access to a shared file and apparatus therefor
JP2714952B2 (ja) 計算機システム
JPH0619760B2 (ja) 情報処理装置
US5287483A (en) Prefetched operand storing system for an information processor
JP3481425B2 (ja) キャッシュ装置
JPH01129334A (ja) キャッシュメモリのデータ制御方式
JPS6022376B2 (ja) キャッシュメモリ制御装置
JP3221409B2 (ja) キャッシュ制御システム及びその読出し方法並びにその制御プログラムを記録した記録媒体
JP3039391B2 (ja) メモリシステム
JP2001229074A (ja) メモリ制御装置と情報処理装置及びメモリ制御チップ
JPH0644246B2 (ja) キヤツシユメモリ制御方式
JP2972451B2 (ja) ハードウェア制御ソフトウェアによるキャッシュメモリ制御方式
JPH05257807A (ja) キャッシュメモリ制御装置
JPS59195753A (ja) デイスク・キヤツシユメモリの制御方式
JP2815850B2 (ja) データ処理ユニット
JP2531209B2 (ja) チャネル装置
JPH03271859A (ja) 情報処理装置
JPH02259945A (ja) ストア処理方式
JPH04190438A (ja) ディジタル処理システム
JPH04291642A (ja) キャッシュ制御方式
JPH08166905A (ja) キャッシュメモリ制御方法

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees