JPH01126746U - - Google Patents
Info
- Publication number
- JPH01126746U JPH01126746U JP2194088U JP2194088U JPH01126746U JP H01126746 U JPH01126746 U JP H01126746U JP 2194088 U JP2194088 U JP 2194088U JP 2194088 U JP2194088 U JP 2194088U JP H01126746 U JPH01126746 U JP H01126746U
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- counter
- communication
- clock
- frequency divider
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 claims description 3
- 230000005540 biological transmission Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
Landscapes
- Communication Control (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Description
第1図は本考案の一実施例における通信速度検
出回路の構成を示すブロツク図、第2図は本考案
の他の実施例における通信速度検出回路の構成を
示すブロツク図である。
1……分周器、2,4……カウンタ、3,5…
…検出値変換回路、TCK……通信クロツク、B
CK……基準クロツク。
FIG. 1 is a block diagram showing the structure of a communication speed detection circuit in one embodiment of the present invention, and FIG. 2 is a block diagram showing the structure of a communication speed detection circuit in another embodiment of the invention. 1... Frequency divider, 2, 4... Counter, 3, 5...
...Detected value conversion circuit, TCK...Communication clock, B
CK...Reference clock.
Claims (1)
る分周器と、この分周器により得られた分周クロ
ツクの所定の単位期間に別途発生される基準クロ
ツクの数を計数するカウンタとを備え、このカウ
ンタの計数結果から前記通信クロツクの速度情報
を得ることを特徴とする通信速度検出回路。 It is equipped with a frequency divider that inputs and frequency-divides a communication clock for data transmission, and a counter that counts the number of reference clocks that are separately generated during a predetermined unit period of the frequency-divided clock obtained by this frequency divider. , a communication speed detection circuit characterized in that speed information of the communication clock is obtained from the counting result of the counter.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2194088U JPH01126746U (en) | 1988-02-22 | 1988-02-22 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2194088U JPH01126746U (en) | 1988-02-22 | 1988-02-22 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH01126746U true JPH01126746U (en) | 1989-08-30 |
Family
ID=31239611
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2194088U Pending JPH01126746U (en) | 1988-02-22 | 1988-02-22 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH01126746U (en) |
-
1988
- 1988-02-22 JP JP2194088U patent/JPH01126746U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH01126746U (en) | ||
JPH0466817U (en) | ||
JPS59140520U (en) | electronic volume | |
JPS60150403U (en) | Resolver rotation angle detection device | |
JPS6170210U (en) | ||
JPS63113344U (en) | ||
JPS6056094U (en) | pitch discriminator | |
JPS59129249U (en) | Phase continuous FS modulation circuit | |
JPH0377564U (en) | ||
JPS6239339U (en) | ||
JPS6135443U (en) | Pulse output control circuit | |
JPS619946U (en) | Tone oscillation circuit | |
JPS5947898U (en) | Electronic clock with timer mechanism | |
JPH0298527U (en) | ||
JPS6093967U (en) | display circuit | |
JPS6285028U (en) | ||
JPS58122250U (en) | Soft tape usage count display circuit | |
JPS58160376U (en) | Pointer display electronic watch | |
JPS60158234U (en) | Counter reset circuit | |
JPH0226824U (en) | ||
JPS61119789U (en) | ||
JPH0397675U (en) | ||
JPS5911381U (en) | programmable coin timer | |
JPH01147584U (en) | ||
JPH0398531U (en) |