JPH01109922A - プログラマブルロジツクアレイ - Google Patents
プログラマブルロジツクアレイInfo
- Publication number
- JPH01109922A JPH01109922A JP62268914A JP26891487A JPH01109922A JP H01109922 A JPH01109922 A JP H01109922A JP 62268914 A JP62268914 A JP 62268914A JP 26891487 A JP26891487 A JP 26891487A JP H01109922 A JPH01109922 A JP H01109922A
- Authority
- JP
- Japan
- Prior art keywords
- line
- product term
- power supply
- voltage
- plane
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
- H03K19/17708—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
- H03K19/17716—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays with synchronous operation, i.e. using clock signals, e.g. of I/O or coupling register
- H03K19/1772—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays with synchronous operation, i.e. using clock signals, e.g. of I/O or coupling register with synchronous operation of at least one of the logical matrixes
Landscapes
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Logic Circuits (AREA)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62268914A JPH01109922A (ja) | 1987-10-23 | 1987-10-23 | プログラマブルロジツクアレイ |
US07/254,231 US4894564A (en) | 1987-10-23 | 1988-10-06 | Programmable logic array with reduced product term line voltage swing to speed operation |
DE3834760A DE3834760A1 (de) | 1987-10-23 | 1988-10-12 | Programmierbares logikfeld |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62268914A JPH01109922A (ja) | 1987-10-23 | 1987-10-23 | プログラマブルロジツクアレイ |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH01109922A true JPH01109922A (ja) | 1989-04-26 |
Family
ID=17465026
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62268914A Pending JPH01109922A (ja) | 1987-10-23 | 1987-10-23 | プログラマブルロジツクアレイ |
Country Status (3)
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0344110A (ja) * | 1989-07-11 | 1991-02-26 | Nec Corp | 同期式プログラマブルロジックアレイ |
JPH03231515A (ja) * | 1990-02-06 | 1991-10-15 | Mitsubishi Electric Corp | プログラマブル論理装置 |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0348539A1 (de) * | 1988-06-28 | 1990-01-03 | Deutsche ITT Industries GmbH | Programmierbares CMOS-Logik-Feld |
US5010258A (en) * | 1989-09-12 | 1991-04-23 | Kabushiki Kaisha Toshiba | Programable logic array using one control clock signal |
JPH0629812A (ja) * | 1992-07-09 | 1994-02-04 | Toshiba Corp | 電位データ選択回路 |
US5279818A (en) * | 1992-10-13 | 1994-01-18 | Dow Corning Corporation | Permanent waving with silicones |
GB9426335D0 (en) * | 1994-12-29 | 1995-03-01 | Sgs Thomson Microelectronics | A fast nor-nor pla operating from a single phase clock |
US5760620A (en) * | 1996-04-22 | 1998-06-02 | Quantum Effect Design, Inc. | CMOS limited-voltage-swing clock driver for reduced power driving high-frequency clocks |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4021781A (en) * | 1974-11-19 | 1977-05-03 | Texas Instruments Incorporated | Virtual ground read-only-memory for electronic calculator or digital processor |
US4233667A (en) * | 1978-10-23 | 1980-11-11 | International Business Machines Corporation | Demand powered programmable logic array |
US4467439A (en) * | 1981-06-30 | 1984-08-21 | Ibm Corporation | OR Product term function in the search array of a PLA |
US4833646A (en) * | 1985-03-04 | 1989-05-23 | Lattice Semiconductor Corp. | Programmable logic device with limited sense currents and noise reduction |
US4831285A (en) * | 1988-01-19 | 1989-05-16 | National Semiconductor Corporation | Self precharging static programmable logic array |
-
1987
- 1987-10-23 JP JP62268914A patent/JPH01109922A/ja active Pending
-
1988
- 1988-10-06 US US07/254,231 patent/US4894564A/en not_active Expired - Lifetime
- 1988-10-12 DE DE3834760A patent/DE3834760A1/de active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0344110A (ja) * | 1989-07-11 | 1991-02-26 | Nec Corp | 同期式プログラマブルロジックアレイ |
JPH03231515A (ja) * | 1990-02-06 | 1991-10-15 | Mitsubishi Electric Corp | プログラマブル論理装置 |
Also Published As
Publication number | Publication date |
---|---|
US4894564A (en) | 1990-01-16 |
DE3834760A1 (de) | 1989-05-03 |
DE3834760C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1992-10-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4972101A (en) | Noise reduction in CMOS driver using capacitor discharge to generate a control voltage | |
US4508978A (en) | Reduction of gate oxide breakdown for booted nodes in MOS integrated circuits | |
JP2015216513A (ja) | 半導体装置及びこれを備える半導体システム | |
JPH0856149A (ja) | 半導体の不揮発性メモリ、特にフラッシュeprom用プログラマブル・ロジック・アレイ構造物 | |
US6249461B1 (en) | Flash memory device with a status read operation | |
WO2008072649A1 (ja) | 論理回路とアドレスデコーダ回路及び半導体記憶装置 | |
US20120158347A1 (en) | Semiconductor device | |
JP2915625B2 (ja) | データ出力回路 | |
JPH01109922A (ja) | プログラマブルロジツクアレイ | |
JP3409527B2 (ja) | 半導体記憶装置 | |
US8248882B2 (en) | Power-up signal generator for use in semiconductor device | |
JPH10190416A (ja) | フリップフロップ回路 | |
US5155382A (en) | Two-stage CMOS latch with single-wire clock | |
US6304114B1 (en) | Mode setting determination signal generation circuit | |
KR940004516B1 (ko) | 반도체 메모리의 고속 센싱장치 | |
JPH06296130A (ja) | データ出力回路 | |
US4636657A (en) | High speed CMOS clock generator | |
US5905678A (en) | Control circuit of an output buffer | |
JP3109986B2 (ja) | 信号遷移検出回路 | |
US20040000932A1 (en) | Decoding circuit for wafer burn-in test | |
JPH06244709A (ja) | データ入出力制御回路 | |
US4804864A (en) | Multiphase CMOS toggle flip-flop | |
CN114008709A (zh) | 半导体集成电路 | |
JP3754028B2 (ja) | 半導体装置 | |
JPH02210914A (ja) | グリッチ抑制回路 |