JPH01106944U - - Google Patents
Info
- Publication number
- JPH01106944U JPH01106944U JP225488U JP225488U JPH01106944U JP H01106944 U JPH01106944 U JP H01106944U JP 225488 U JP225488 U JP 225488U JP 225488 U JP225488 U JP 225488U JP H01106944 U JPH01106944 U JP H01106944U
- Authority
- JP
- Japan
- Prior art keywords
- cache
- circuit
- cpu
- instruction
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Debugging And Monitoring (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP225488U JPH01106944U (enExample) | 1988-01-12 | 1988-01-12 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP225488U JPH01106944U (enExample) | 1988-01-12 | 1988-01-12 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH01106944U true JPH01106944U (enExample) | 1989-07-19 |
Family
ID=31202863
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP225488U Pending JPH01106944U (enExample) | 1988-01-12 | 1988-01-12 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01106944U (enExample) |
-
1988
- 1988-01-12 JP JP225488U patent/JPH01106944U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR920008746A (ko) | 내장캐시메모리를 갖는 마이크로프로세서에서의 시험 가능한 램구조 | |
| JPH01106944U (enExample) | ||
| JPH11282709A (ja) | インサーキットエミュレータ | |
| JPS6412344A (en) | System for measuring performance of multiprocessor | |
| JPH0172651U (enExample) | ||
| JPS5580163A (en) | Calculation unit for appreciation of computer system | |
| JPS57146353A (en) | Program executing state recording system in multiprocessor system | |
| JPS6415839A (en) | Recording device for instruction executing event | |
| JPH0263144U (enExample) | ||
| JPS6484341A (en) | In-circuit emulator | |
| JPS61168459U (enExample) | ||
| JPH01111346U (enExample) | ||
| JPH0344672U (enExample) | ||
| JPH04242455A (ja) | プロセッサ間通信トレース回路 | |
| JPS5542354A (en) | Diagnostic system for memory unit | |
| JPS6044140U (ja) | マイクロプロセッサ等のデバッグ装置 | |
| TOLMIE et al. | PDP-11 debugging tool | |
| JPH0272500U (enExample) | ||
| JPS643959U (enExample) | ||
| JPS60173862U (ja) | 信号計測装置 | |
| JPH01102936U (enExample) | ||
| JPH0325941U (enExample) | ||
| JPS647348U (enExample) | ||
| JPH0246246U (enExample) | ||
| JPH0354641A (ja) | ランダムメモリモニタ |